欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R065D 参数 Datasheet PDF下载

HT46R065D图片预览
型号: HT46R065D
PDF下载: 下载PDF文件 查看货源
内容描述: 增强A / D型MCU,具有高电流LED驱动器 [Enhanced A/D Type MCU with High Current LED Driver]
分类和应用: 驱动器
文件页数/大小: 114 页 / 744 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R065D的Datasheet PDF文件第49页浏览型号HT46R065D的Datasheet PDF文件第50页浏览型号HT46R065D的Datasheet PDF文件第51页浏览型号HT46R065D的Datasheet PDF文件第52页浏览型号HT46R065D的Datasheet PDF文件第54页浏览型号HT46R065D的Datasheet PDF文件第55页浏览型号HT46R065D的Datasheet PDF文件第56页浏览型号HT46R065D的Datasheet PDF文件第57页  
HT46R064D/065D/066D  
Enhanced A/D Type 8-Bit OTP MCU with LED Driver  
TMR1C Register  
Bit  
7
T1M1  
R/W  
0
6
T1M0  
R/W  
0
5
4
T1ON  
R/W  
0
3
T1EG  
R/W  
1
2
1
0
Name  
R/W  
T1S  
R/W  
0
¾
¾
¾
¾
¾
¾
¾
¾
¾
POR  
Bit 7,6  
T1M1, T1M0: Timer 1 Operation mode selection  
00: no mode available  
01: event counter mode  
10: timer mode  
11: pulse width capture mode  
Bit 5  
Bit 4  
T1S: timer clock source  
0: fSYS/4  
1: LXT oscillator  
T1ON: Timer/event counter counting enable  
0: disable  
1: enable  
Bit 3  
T1EG:  
Event counter active edge selection  
0: count on raising edge  
1: count on falling edge  
Pulse Width Capture active edge selection  
0: start counting on falling edge, stop on rasing edge  
1: start counting on raising edge, stop on falling edge  
Bit 2~0  
unimplemented, read as ²0²  
Timer Mode  
In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an  
internal interrupt signal each time the Timer/Event Counter overflows. To operate in this mode, the  
Operating Mode Select bit pair, TnM1/TnM0, in the Timer Control Register must be set to the correct  
value as shown.  
Bit7  
Bit6  
Control Register Operating Mode  
Select Bits for the Timer Mode  
1
0
In this mode the internal clock is used as the timer clock. The timer input clock source is either fSYS  
fSYS/4 or the LXT oscillator. However, this timer clock source is further divided by a prescaler, the  
value of which is determined by the bits TnPSC2~TnPSC0 in the Timer Control Register. The  
timer-on bit, TnON must be set high to enable the timer to run. Each time an internal clock high to low  
transition occurs, the timer increments by one; when the timer is full and overflows, an interrupt signal  
is generated and the timer will reload the value already loaded into the preload register and continue  
counting. A timer overflow condition and corresponding internal interrupt is one of the wake-up  
sources, however, the internal interrupts can be disabled by ensuring that the ETnI bits of the INTCn  
register are reset to zero.  
,
Timer Mode Timing Chart  
Rev. 1.00  
48  
January 12, 2011  
 复制成功!