欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R47 参数 Datasheet PDF下载

HT46R47图片预览
型号: HT46R47
PDF下载: 下载PDF文件 查看货源
内容描述: A / D型8位MCU [A/D Type 8-Bit MCU]
分类和应用:
文件页数/大小: 39 页 / 262 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R47的Datasheet PDF文件第2页浏览型号HT46R47的Datasheet PDF文件第3页浏览型号HT46R47的Datasheet PDF文件第4页浏览型号HT46R47的Datasheet PDF文件第5页浏览型号HT46R47的Datasheet PDF文件第6页浏览型号HT46R47的Datasheet PDF文件第7页浏览型号HT46R47的Datasheet PDF文件第8页浏览型号HT46R47的Datasheet PDF文件第9页  
HT46R47/HT46C47
A/D Type 8-Bit MCU
Features
·
Operating voltage:
·
Up to 0.5ms instruction cycle with 8MHz system clock
f
SYS
=4MHz: 2.2V~5.5V
f
SYS
=8MHz: 3.3V~5.5V
·
13 bidirectional I/O lines (max.)
·
1 interrupt input shared with an I/O line
·
8-bit programmable timer/event counter with overflow
at V
DD
=5V
·
Six-level subroutine nesting
·
4 channels 9-bit resolution A/D converter
·
1 channel 8-bit PWM output shared with an I/O line
·
Bit manipulation instruction
·
14-bit table read instruction
·
63 powerful instructions
·
All instructions in one or two machine cycles
·
Low voltage reset function
·
18-pin DIP/SOP package
interrupt and 7-stage prescaler
·
On-chip crystal and RC oscillator
·
Watchdog Timer
·
2048´14 program memory
·
64´8 data memory RAM
·
Supports PFD for sound generation
·
HALT function and wake-up feature reduce power
consumption
General Description
The HT46R47/HT46C47 are 8-bit, high performance,
RISC architecture microcontroller devices specifically
designed for A/D applications that interface directly to
analog signals, such as those from sensors. The mask
version HT46C47 is fully pin and functionally compatible
with the OTP version HT46R47 device.
The advantages of low power consumption, I/O flexibil-
ity, programmable frequency divider, timer functions,
oscillator options, multi-channel A/D Converter, Pulse
Width Modulation function, HALT and wake-up func-
tions, enhance the versatility of these devices to suit a
wide range of A/D application possibilities such as sen-
sor signal processing, motor driving, industrial control,
consumer products, subsystem controllers, etc.
Block Diagram
P A 5 /IN T
In te rru p t
C ir c u it
S T A C K
P ro g ra m
R O M
P ro g ra m
C o u n te r
IN T C
T M R C
T M R
P A 3 /P F D
In s tr u c tio n
R e g is te r
W D T
P r e s c a le r
P W
P D C
P D
In s tr u c tio n
D e c o d e r
A L U
T im in g
G e n e ra to r
S h ifte r
P A 3 , P A 5
M U X
4 -C h a n n e l
A /D C o n v e rte r
S T A T U S
P B C
P B
P o rt B
P B 0 /A N 0 ~ P B 3 /A N 3
M
P o rt D
P D 0 /P W
M
M
U
X
P A 4
P r e s c a le r
P A 4 /T M R
f
S
Y S
f
S
M
U
X
Y S
/4
M P
M
U
X
D A T A
M e m o ry
W D T
R C
O S C
P A C
O S C 2
O S
R E
V D
V S
S
S
D
C 1
P o rt A
A C C
L V R
P A
P A 0
P A 3
P A 4
P A 5
P A 6
~ P
/P
/T
/IN
~ P
A 2
F D
M R
T
A 7
Rev. 1.30
1
May 3, 2004