欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R069B_12 参数 Datasheet PDF下载

HT46R069B_12图片预览
型号: HT46R069B_12
PDF下载: 下载PDF文件 查看货源
内容描述: 增强A / D型8位OTP MCU [Enhanced A/D Type 8-bit OTP MCU]
分类和应用:
文件页数/大小: 134 页 / 4797 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R069B_12的Datasheet PDF文件第6页浏览型号HT46R069B_12的Datasheet PDF文件第7页浏览型号HT46R069B_12的Datasheet PDF文件第8页浏览型号HT46R069B_12的Datasheet PDF文件第9页浏览型号HT46R069B_12的Datasheet PDF文件第11页浏览型号HT46R069B_12的Datasheet PDF文件第12页浏览型号HT46R069B_12的Datasheet PDF文件第13页浏览型号HT46R069B_12的Datasheet PDF文件第14页  
HT46R068B/HT46R069B  
Enhanced A/D Type 8-bit OTP MCU  
Pin Description  
Pin Name  
Function  
PA0  
OPT  
PAPU  
PAWK  
I/T  
O/T  
Descriptions  
General purpose I/O. Register enabled pull-up and  
wake-up.  
ST C�OS  
PA0/AN0  
AN0  
ANCSR0 AN  
A/D channel 0  
PAPU  
PAWK  
General purpose I/O. Register enabled pull-up and  
wake-up.  
PA1  
ST C�OS  
PA1/PFD/AN1  
PFD  
AN1  
CTRL0  
ANCSR0 AN  
PAPU  
C�OS PFD output  
A/D channel 1  
General purpose I/O. Register enabled pull-up and  
wake-up.  
PAꢁ  
ST C�OS  
PAWK  
TC0  
ANꢁ  
VREF  
ST  
External Timer 0 clock input  
A/D channel ꢁ  
ADC reference input  
General purpose I/O. Register enabled pull-up and  
wake-up.  
External Interrupt input  
A/D channel 3  
PAꢁ/TC0/ANꢁ/VREF  
PA3/INTB/AN3  
ANCSR0 AN  
ACSR  
PAPU  
PAWK  
ANCSR0 AN  
PAPU  
PAWK  
CTRL0  
AN  
PA3  
ST C�OS  
INTB  
AN3  
ST  
General purpose I/O. Register enabled pull-up and  
wake-up.  
PA4  
ST C�OS  
PW�0  
TC1  
AUD  
ST  
C�OS PW� output  
AN DAC output  
PA4/PW�0/TC1/AUD  
External Timer 1 clock input  
PAPU  
PAWK  
CO  
PAPU  
PAWK  
General purpose I/O. Register enabled pull-up and  
wake-up.  
OSC Oscillator pin  
PA5  
OSCꢁ  
PA6  
ST C�OS  
PA5/OSCꢁ  
PA6/OSC1  
General purpose I/O. Register enabled pull-up and  
wake-up.  
ST C�OS  
OSC1  
PA7  
CO  
PAWK  
CO  
OSC  
Oscillator pin  
ST N�OS General purpose I/O. Register enabled wake-up.  
ST Reset input  
ST C�OS General purpose I/O. Register enabled pull-up  
SCO� Software controlled 1/ꢁ bias LCD CO�  
ST C�OS General purpose I/O. Register enabled pull-up  
SCO� Software controlled 1/ꢁ bias LCD CO�  
ST C�OS General purpose I/O. Register enabled pull-up  
SCO� Software controlled 1/ꢁ bias LCD CO�  
ST C�OS General purpose I/O. Register enabled pull-up  
SCO� Software controlled 1/ꢁ bias LCD CO�  
PA7/  
RES  
RES  
PB0  
SCO�0  
PB1  
SCO�1  
PBꢁ  
SCO�ꢁ  
PB3  
SCO�3  
PB4ꢂPB5  
PB6  
PBPU  
SCO�C  
PBPU  
SCO�C  
PBPU  
SCO�C  
PBPU  
SCO�C  
PBPU  
PBPU  
PB0/SCO�0  
PB1/SCO�1  
PBꢁ/SCO�ꢁ  
PB3/SCO�3  
PB4ꢂPB5  
ST C�OS General purpose I/O. Register enabled pull-up  
ST C�OS General purpose I/O. Register enabled pull-up  
PB6/  
SCSA  
ST  
SPI Slave Select  
SCSA  
PB7  
SCKA  
PC0  
AN4  
PC1  
AN5  
PCꢁ  
PW�ꢁ  
PC3  
PW�1  
PC4  
PBPU  
PCPU  
ST C�OS General purpose I/O. Register enabled pull-up  
ST C�OS SPI Serial Clock  
ST C�OS General purpose I/O. Register enabled pull-up.  
PB7/SCKA  
PC0/AN4  
PC1/AN5  
PCꢁ/PW�ꢁ  
PC3/PW�1  
PC4/XTꢁ  
ANCSR0 AN  
PCPU ST C�OS General purpose I/O. Register enabled pull-up.  
ANCSR0 AN A/D channel 5  
ST C�OS General purpose I/O. Register enabled pull-up.  
C�OS PW� output  
ST C�OS General purpose I/O. Register enabled pull-up.  
C�OS PW� output  
ST C�OS General purpose I/O. Register enabled pull-up.  
LXT Low frequencꢀ crꢀstal pin  
ST C�OS General purpose I/O. Register enabled pull-up.  
LXT Low frequencꢀ crꢀstal pin  
A/D channel 4  
PCPU  
CTRLꢁ  
PCPU  
CTRL0  
PCPU  
CO  
XTꢁ  
PC5  
XT1  
PCPU  
CO  
PC5/XT1  
Rev. 1.10  
10  
�aꢀ 0ꢁꢂ ꢁ01ꢁ