HT46R01/HT46R02/HT46R03
H
T
4
6
R
0
1
H
T
4
6
R
0
2
H
T
4
6
R
0
3
0
0
H
I
n
d
i
r
e
c
t
A
d
d
r
e
s
s
i
n
g
R
e
g
i
s
t
e
r
0
0
0
0
0
0
0
0
0
0
0
0
1
2
3
4
5
6
7
8
9
H
H
H
H
H
H
H
H
H
H
I
n
d
i
r
e
c
t
A
d
d
r
e
M
e
M
s
s
i
n
g
R
e
g
i
s
t
e
r
0
0
0
0
0
0
0
0
0
0
0
0
1
2
3
4
5
6
7
8
9
H
H
H
H
H
H
H
H
H
H
I
n
d
i
r
e
c
t
A
d
d
r
e
s
s
i
n
g
R
e
g
i
s
t
e
r
0
0
1
H
M
P
0
P
0
M
P
0
0
2
H
I
n
d
i
r
e
c
t
A
d
d
r
e
M
s
s
i
n
g
R
e
g
i
s
t
e
r
1
I
n
d
i
r
e
c
t
A
d
d
r
s
s
i
n
g
R
e
g
i
s
t
e
r
1
I
n
d
i
r
e
c
t
A
d
d
r
e
s
s
i
n
g
R
e
g
i
s
t
e
r
1
0
3
H
P
1
P
1
M
P
1
0
0
4
5
H
H
A
C
C
A
C
C
A
C
C
0
6
H
P
C
L
P
C
L
P
C
L
0
7
H
T
B
L
P
T
B
L
P
T
B
L
P
0
0
8
9
H
H
T
B
L
H
T
B
L
H
T
B
L
H
W
D
T
S
W
D
T
S
W
D
T
S
0
0
A
B
H
H
S
T
A
T
U
S
0
0
A
B
H
H
S
T
A
T
U
S
0
0
A
B
H
H
S
T
A
T
U
S
I
N
T
C
0
I
N
T
C
0
I
N
T
C
0
0
C
H
0
C
H
0
C
H
0
D
H
0
D
H
0
D
H
T
M
R
0
T
M
R
0
T
M
R
0
0
E
H
T
M
R
0
C
0
E
H
T
M
R
0
C
0
E
H
T
M
R
0
C
0
F
H
0
F
H
0
F
H
S
p
e
c
i
a
l
P
u
r
p
o
s
e
S
p
e
c
i
a
l
P
u
r
p
o
s
e
S
p
e
c
i
a
l
P
u
r
p
o
s
e
D
a
t
a
M
e
m
o
r
y
D
a
t
a
M
e
m
o
r
y
D
a
t
a
M
e
m
o
r
y
1
0
H
1
1
1
1
1
1
0
1
2
3
4
5
H
H
H
H
H
H
T
M
R
1
1
1
1
1
1
1
0
1
2
3
4
5
H
H
H
H
H
H
T
M
R
1
1
1
H
T
M
R
1
C
T
M
R
1
C
1
2
H
P
A
P
A
P
A
1
3
H
P
A
C
P
A
C
P
A
C
1
1
4
5
H
H
P
A
P
U
P
A
P
U
P
A
P
U
P
A
W
K
P
A
W
K
P
A
W
K
1
1
1
1
6
7
8
9
H
H
H
H
C
C
T
T
R
R
L
L
0
1
1
6
H
C
C
T
T
R
R
L
L
0
1
1
1
1
1
6
7
8
9
H
H
H
H
C
C
T
T
R
R
L
L
0
1
1
7
H
1
1
8
9
H
H
A
D
R
L
A
D
R
L
A
D
R
A
A
D
D
R
C
H
R
A
A
D
D
R
C
H
R
A
D
C
R
1
1
A
B
H
H
1
1
A
B
H
H
1
1
A
B
H
H
A
C
S
R
A
C
S
R
A
C
S
R
1
C
H
1
C
H
H
1
C
H
H
P
W
M
P
W
M
P
W
M
1
D
H
1
D
1
D
1
E
H
1
E
H
I
N
T
C
1
1
E
H
I
N
T
C
1
1
F
H
1
F
H
1
F
H
2
0
H
2
0
H
2
0
H
G
e
n
e
r
a
l
P
u
r
p
o
s
e
G
e
n
e
r
a
l
P
u
r
p
o
s
e
G
e
n
e
r
a
l
P
u
r
p
o
s
e
:
U
n
u
s
e
d
,
:
U
n
u
s
e
d
,
:
U
n
u
s
e
d
,
D
a
t
a
M
e
m
o
r
y
D
a
t
a
M
e
m
o
r
y
D
a
t
a
M
e
m
o
r
y
r
e
a
d
a
s
"
0
0
"
r
e
a
d
a
s
"
0
0
"
r
e
a
d
a
s
"
0
0
"
(
6
4
B
y
t
e
s
)
(
9
6
B
y
t
e
s
)
(
1
6
0
B
y
t
e
s
)
5
F
H
7
F
H
B
F
H
Special Purpose Data Memory
Memory Pointers - MP0, MP1
For all devices, two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically im-
plemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way
with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the
actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. For the
HT46R01 and HT46R02 devices, bit 7 of the Memory Pointers is not required to address the full memory space. It must
be noted that when bit 7 of the Memory Pointers for these devices is read, a value of ²1² will be returned. The following ex-
ample shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.
data .section ¢data¢
adres1
adres2
adres3
adres4
block
db ?
db ?
db ?
db ?
db ?
code .section at 0 ¢code¢
org 00h
start:
mov a,04h
mov block,a
mov a,offset adres1; Accumulator loaded with first RAM address
; setup size of block
mov mp,a
; setup memory pointer with first RAM address
loop:
clr IAR
inc mp
sdz block
jmp loop
; clear the data at address defined by MP
; increment memory pointer
; check if last memory location has been cleared
continue:
The important point to note here is that in the example shown above, no reference is made to specific Data Memory ad-
dresses.
Rev. 1.00
12
September 21, 2007
HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
