HT46R64/HT46C64
Functional Description
Execution Flow
The system clock is derived from either a crystal or an
RC oscillator or a 32768Hz crystal oscillator. It is inter-
nally divided into four non-overlapping clocks. One in-
struction cycle consists of four system clock cycles.
Instruction fetching and execution are pipelined in such
a way that a fetch takes one instruction cycle while de-
coding and execution takes the next instruction cycle.
The pipelining scheme makes it possible for each in-
struction to be effectively executed in a cycle. If an in-
struction changes the value of the program counter, two
cycles are required to complete the instruction.
Program Counter
-
PC
The program counter (PC) is 12 bits wide and it controls
the sequence in which the instructions stored in the pro-
gram ROM are executed. The contents of the PC can
specify a maximum of 4096 addresses.
T 1
T 2
T 3
T 4
T 1
T 2
After accessing a program memory word to fetch an in-
struction code, the value of the PC is incremented by 1.
The PC then points to the memory word containing the
next instruction code.
When executing a jump instruction, conditional skip ex-
ecution, loading a PCL register, a subroutine call, an ini-
tial reset, an internal interrupt, an external interrupt, or
returning from a subroutine, the PC manipulates the
program transfer by loading the address corresponding
to each instruction.
The conditional skip is activated by instructions. Once
the condition is met, the next instruction, fetched during
the current instruction execution, is discarded and a
dummy cycle replaces it to get a proper instruction; oth-
erwise proceed to the next instruction.
S y s te m
O S C 2 (R C
C lo c k
o n ly )
P C
T 3
T 4
T 1
T 2
T 3
T 4
P C
P C + 1
P C + 2
F e tc h IN S T (P C )
E x e c u te IN S T (P C -1 )
F e tc h IN S T (P C + 1 )
E x e c u te IN S T (P C )
F e tc h IN S T (P C + 2 )
E x e c u te IN S T (P C + 1 )
Execution Flow
Program Counter
*11
0
0
0
0
0
0
0
0
*11
#11
S11
*10
0
0
0
0
0
0
0
0
*10
#10
S10
*9
0
0
0
0
0
0
0
0
*9
#9
S9
*8
0
0
0
0
0
0
0
0
*8
#8
S8
*7
0
0
0
0
0
0
0
0
@7
#7
S7
*6
0
0
0
0
0
0
0
0
@6
#6
S6
*5
0
0
0
0
0
0
0
0
@5
#5
S5
*4
0
0
0
0
1
1
1
1
@4
#4
S4
*3
0
0
1
1
0
0
1
1
@3
#3
S3
*2
0
1
0
1
0
1
0
1
@2
#2
S2
*1
0
0
0
0
0
0
0
0
@1
#1
S1
*0
0
0
0
0
0
0
0
0
@0
#0
S0
Mode
Initial Reset
External Interrupt 0
External Interrupt 1
Timer/Event Counter 0 Overflow
Timer/Event Counter 1 Overflow
Time Base Interrupt
RTC Interrupt
A/D Converter Interrupt
Skip
Loading PCL
Jump, Call Branch
Return From Subroutine
PC+2
Program Counter
Note:
*11~*0: Program counter bits
#11~#0: Instruction code bits
S11~S0: Stack register bits
@7~@0: PCL bits
Rev. 1.40
7
September 21, 2004
HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
