欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT45F12 参数 Datasheet PDF下载

HT45F12图片预览
型号: HT45F12
PDF下载: 下载PDF文件 查看货源
内容描述: 8位闪存微控制器与运算放大器和比较器 [8-Bit Flash MCU with Op Amps & Comparators]
分类和应用: 闪存比较器微控制器运算放大器
文件页数/大小: 104 页 / 4764 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT45F12的Datasheet PDF文件第5页浏览型号HT45F12的Datasheet PDF文件第6页浏览型号HT45F12的Datasheet PDF文件第7页浏览型号HT45F12的Datasheet PDF文件第8页浏览型号HT45F12的Datasheet PDF文件第10页浏览型号HT45F12的Datasheet PDF文件第11页浏览型号HT45F12的Datasheet PDF文件第12页浏览型号HT45F12的Datasheet PDF文件第13页  
HT45F12
8-Bit Flash MCU with Op Amps & Comparators
Pin Description
Pin Name
PA0/CNP
Function
PA0
CNP
PA1/C1OUT/
TMR
PA1
C1OUT
TMR
PA½/A1P/
C½OUT
PA½
A1P
C½OUT
PA3
PA3/A1N/INT0
A1N
INT0
PA4/A1E
PA4
A1E
PA5
PA5/A½P/PFD
A½P
PFD
PA½
PA½/A½N/BZ
A½N
BZ
PA7
PA7/A½E/BZ
A½E
BZ
PB0/INT1
PB1
PB½
PB3
PB½
PC0/O½C1
PC1/O½C½
PC4/VCAP
PB0
INT1
PB1
PB½
PB3
PB½
PC0
O½C1
PC1
O½C½
PC4
VCAP
OPT
PAPU
PAWU
CMP1C1
PAPU
PAWU
CMP1C1
PAPU
PAWU
OPA1C1
CMP½C1
PAPU
PAWU
OPA1C1
PAPU
PAWU
OPA1C1
PAPU
PAWU
OPA½C1
MI½C
PAPU
PAWU
OPA½C1
BPCTL
PAPU
PAWU
OPA½C1
BPCTL
PBPU
MI½C
PBPU
MI½C
PBPU
MI½C
PBPU
MI½C
PBPU
PCPU
CO
PCPU
CO
PCPU
LDOC
I/T
½T
CMPI
½T
½T
½T
OPAI
½T
OPAI
½T
½T
½T
OPAI
½T
OPAI
½T
½T
½T
½T
½T
½T
½T
½T
HXT
½T
½T
O/T
CMO½
CMO½
CMO½
CMPO
CMO½
CMPO
CMO½
CMO½
OPAO
CMO½
CMO½
CMO½
CMO½
CMO½
OPAO
CMO½
CMO½
NMO½
CMO½
NMO½
CMO½
NMO½
CMO½
NMO½
CMO½
CMO½
CMO½
HXT
CMO½
Description
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
Co½½a½ato½ in½ut ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
Co½½a½ato½ 1 out½ut ½in
Exte½nal Ti½e½ clock in½ut
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
OPA1 non-inve½ting in½ut ½in
Co½½a½ato½ ½ out½ut ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
OPA1 inve½ting in½ut ½in
Exte½nal inte½½u½t 0 in½ut ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
OPA1 out½ut ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
OPA½ non-inve½ting in½ut ½in
PFD out½ut
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½.
OPA½ inve½ting in½ut ½in
Buzze½ out½ut
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
wake-u½
OPA½ out½ut ½in
Co½½le½enta½y ½uzze½ out½ut
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
out½ut NMO½ st½uctu½e.
Exte½nal inte½½u½t 1 in½ut ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
out½ut NMO½ st½uctu½e.
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
out½ut NMO½ st½uctu½e.
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½ and
out½ut NMO½ st½uctu½e.
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½
HXT/ERC ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½
HXT ½in
Gene½al ½u½½ose I/O. Registe½ ena½led ½ull-u½
LDO output capacitor pin. Connect a 0.1μF
ca½acito½.
Rev. 0.00
9
½e½te½½e½ ½½½ ½01½