欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT24LC02(8SOP-A) 参数 Datasheet PDF下载

HT24LC02(8SOP-A)图片预览
型号: HT24LC02(8SOP-A)
PDF下载: 下载PDF文件 查看货源
内容描述: [EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 14 页 / 129 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第2页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第3页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第4页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第5页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第7页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第8页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第9页浏览型号HT24LC02(8SOP-A)的Datasheet PDF文件第10页  
HT24LC02  
·
·
Random read  
Sequential read  
Arandom read requires a dummy byte write sequence  
to load in the data word address which is then clocked  
in and acknowledged by the EEPROM. The  
microcontroller must then generate another start con-  
dition. The microcontroller now initiates a current ad-  
dress read by sending a device address with the  
read/write select bit high. The EEPROM acknowl-  
edges the device address and serially clocks out the  
data word. The microcontroller should respond with a  
²no ACK² signal (high) followed by a stop condition.  
(refer to Random read timing).  
Sequential reads are initiated by either a current ad-  
dress read or a random address read. After the  
microcontroller receives a data word, it responds with an  
acknowledgment. As long as the EEPROM receives an  
acknowledgment, it will continue to increment the data  
word address and serially clock out sequential data  
words. When the memory address limit is reached, the  
data word address will roll over and the sequential read  
continues. The sequential read operation is terminated  
when the microcontroller responds with a ²no ACK² sig-  
nal (high) followed by a stop condition.  
R
a
n
d
o
m
R
e
a
d
T
i
m
i
n
g
D
e
v
i
c
e
a
d
d
r
e
s
s
D
W
e
v
o
i
r
c
d
e
a
a
d
d
d
D
d
r
A
r
e
e
T
s
s
A
s
s
S
t
o
p
A
2
A
1
A
0
S
A
S
P
S
D
A
C
K
A
C
K
A
C
K
N
o
A
C
K
S
t
a
r
t
S
t
a
r
t
S
e
q
u
e
n
t
i
a
l
R
e
a
d
T
i
m
i
n
g
D
e
v
i
c
e
a
d
d
r
e
s
s
D
A
D
T
A
A
T
n
A
+
1
n
D
A
T
A
n
+
x
S
t
o
p
S
A
P
S
D
S
t
a
r
t
A
C
K
A
C
K
N
o
A
C
K
Timing Diagrams  
t
H
I
G
H
t
f
t
r
t
L
O
W
S
C
L
t
S
:
U
S
T
A
t
H
:
D
S
T
A
t
S
:
U
D
A
T
t
S
:
U
S
T
O
t
H
:
D
D
A
T
t
S
P
S
S
D
D
A
A
t
B
U
F
t
A
A
V
a
l
i
d
V
a
l
i
d
O
U
T
S
C
L
S
D
A
8
t
h
b
i
t
K
A
C
W
o
r
d
n
t
W
R
S
t
o
p
S
t
a
r
t
C
o
n
d
i
t
i
o
n
C
o
n
d
i
t
i
o
n
The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the valid start  
condition of sequential command.  
Note:  
Rev. 1.70  
6
May 6, 2010