欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT23C010(28DIP) 参数 Datasheet PDF下载

HT23C010(28DIP)图片预览
型号: HT23C010(28DIP)
PDF下载: 下载PDF文件 查看货源
内容描述: [MASK ROM, 128KX8, 250ns, CMOS, PDIP28]
分类和应用: 有原始数据的样本ROM光电二极管内存集成电路
文件页数/大小: 17 页 / 144 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT23C010(28DIP)的Datasheet PDF文件第1页浏览型号HT23C010(28DIP)的Datasheet PDF文件第2页浏览型号HT23C010(28DIP)的Datasheet PDF文件第4页浏览型号HT23C010(28DIP)的Datasheet PDF文件第5页浏览型号HT23C010(28DIP)的Datasheet PDF文件第6页浏览型号HT23C010(28DIP)的Datasheet PDF文件第7页浏览型号HT23C010(28DIP)的Datasheet PDF文件第8页浏览型号HT23C010(28DIP)的Datasheet PDF文件第9页  
HT23C010  
Test Conditions  
Conditions  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
Unit  
VCC  
3V  
3V  
3V  
¾
ILO  
VOUT=0 to VCC  
Output Leakage Current  
Standby Current  
10  
500  
10  
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
mA  
mA  
mA  
pF  
pF  
ISTB1  
ISTB2  
CIN  
CE=VIL, CE=VIH  
Standby Current  
CE £ 0.2V, CE ³ VCC-0.2V  
f=1MHz  
Input Capacitance (See Note)  
Output Capacitance (See Note)  
10  
COUT  
f=1MHz  
10  
¾
Supply Voltage: 4.5V~5.5V  
VCC  
ICC  
Operating Voltage  
4.5  
5.5  
25  
V
mA  
V
¾
5V  
5V  
5V  
5V  
5V  
5V  
5V  
5V  
5V  
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
Operating Current  
O/P Unload, f=5MHz  
¾
VIL  
VSS  
Input Low Voltage  
0.8  
VCC  
0.4  
VCC  
10  
¾
¾
VIH  
Input High Voltage  
2.2  
¾
2.4  
¾
¾
¾
¾
¾
¾
V
VOL  
VOH  
ILI  
IOL=3.2mA  
Output Low Voltage  
Output High Voltage  
Input Leakage Current  
Output Leakage Current  
Standby Current  
V
V
IOH=-1mA  
VIN=0 to VCC  
VOUT=0 to VCC  
CE=VIL, CE=VIH  
mA  
mA  
mA  
mA  
pF  
pF  
ILO  
10  
ISTB1  
ISTB2  
CIN  
1.5  
30  
Standby Current  
CE £ 0.2V, CE ³ VCC-0.2V  
f=1MHz  
Input Capacitance (See Note)  
Output Capacitance (See Note)  
10  
COUT  
f=1MHz  
10  
¾
Note: These parameters are periodically sampled but not 100% tested.  
A.C. Characteristics  
Ta=-40°C to 85°C  
V
CC=2.7V~3.6V  
VCC=4.5V~5.5V  
Symbol  
Parameter  
Cycle Time  
Unit  
Min.  
250  
¾
Max.  
¾
Min.  
150  
¾
Max.  
¾
tCYC  
tAA  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Access Time  
250  
250  
150  
¾
150  
150  
80  
tACE  
tAOE  
tOH  
Chip Enable Access Time  
Output Enable Access Time  
Output Hold Time  
¾
¾
¾
¾
10  
¾
¾
tOD  
Output Disable Time (See Note)  
Output Enable Time (See Note)  
70  
¾
¾
¾
tOE  
10  
¾
¾
¾
Note: These parameters are periodically sampled but not 100% tested.  
A.C. Test Conditions  
V
C
C
Output load: see figure right  
Input rise and fall time: 10ns  
Input pulse levels: 0.4V to 2.4V (VCC=5V)  
1
2
5
0
O
u
t
p
u
t
Input and output timing reference levels: 0.8V and 2.0V  
(VCC=5V), 1.5V (VCC=3V)  
7
7
5
1
0
0
p
F
*
*
I
n
c
l
u
d
i
n
g
s
c
o
p
e
a
n
d
j
i
g
Output Load Circuit  
Rev. 1.20  
3
December 9, 2003