欢迎访问ic37.com |
会员登录 免费注册
发布采购

HFDOM40KB256 参数 Datasheet PDF下载

HFDOM40KB256图片预览
型号: HFDOM40KB256
PDF下载: 下载PDF文件 查看货源
内容描述: 40PIN闪存盘模块Min.8MB 〜 Max.1GB ,真正的IDE接口模式, 3.3V / 5.0V工作 [40Pin Flash Disk Module Min.8MB ~ Max.1GB, True IDE Interface Mode, 3.3V / 5.0V Operating]
分类和应用: 闪存
文件页数/大小: 30 页 / 138 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HFDOM40KB256的Datasheet PDF文件第3页浏览型号HFDOM40KB256的Datasheet PDF文件第4页浏览型号HFDOM40KB256的Datasheet PDF文件第5页浏览型号HFDOM40KB256的Datasheet PDF文件第6页浏览型号HFDOM40KB256的Datasheet PDF文件第8页浏览型号HFDOM40KB256的Datasheet PDF文件第9页浏览型号HFDOM40KB256的Datasheet PDF文件第10页浏览型号HFDOM40KB256的Datasheet PDF文件第11页  
HANBit  
HFDOM40KVxxx  
Signal Descriptions  
Table 2.2 Signal Descriptions  
Signal Name  
A[2:0]  
Dir.  
Pin  
Description  
In True IDE Mode only A[2:0] are used to select the one of eight registers in  
the Task File, the remaining address lines should be grounded by the host.  
This input / output is the Pass Diagnostic signal in the Master / Slave  
handshake protocol.  
In the True IDE Mode, this input/output is the Disk Active/Slave  
Present signal in the Master/Slave handshake protocol.  
CS0 is the chip select for the task file registers while CS2 is used to select  
the Alternate Status Register and the Device Control Register.  
All Task File operations occur in byte mode on the low order bus D00-D07  
while all data transfers are 16 bit using D00-D15.  
I
33,35,36  
34  
-PDIAG  
I/O  
I/O  
I
-DASP  
39  
-CS0, -CS1  
37,38  
3,4,5,6,  
7,8,9,10,  
11,12,13,  
14,15,16,  
17,18  
D[15:00]  
I/O  
Ground.  
2,19,22,  
24,26,  
GND  
--  
30,40,  
-IOR  
This is an I/O Read strobe generated by the host.  
I
I
25  
The I/O Write strobe pulse is used to clock I/O data on the Card Data bus  
into the Storage Card controller registers when the Storage Card is  
configured to use the I/O interface. The clocking will occur on the negative to  
positive edge of the signal (trailing edge).  
-IOW  
23  
IRQ  
In True IDE Mode signal is the active high Interrupt Request to the host.  
This input pin is the active low hardware reset from the host.  
O
I
31  
1
-RESET  
IORDY  
-IOIS16  
This output signal may be used as IORDY.  
O
O
27  
32  
This output signal is asserted low when this device is expecting a word data  
transfer cycle.  
URL:www.hbe.co.kr  
7 / 7  
HANBit Electronics Co., Ltd.  
Rev. 1.1 (December, 2003)