AT1314
Preliminary Product Information
High-Efficiency Step-Down
Current Regulator For LEDs
For low ESR ceramic capacitors, the output ripple is dominated by the charging or
discharging of the output capacitor.
In the case of low-ESR electrolytic capacitors, Output ripple voltage drop caused by
the switching current through the ESR of the output capacitor. The output ripple is
estimated as:
VRIPPLE ≅ ∆IL × RESR
Impacting frequency stability of the overall control loop, the output capacitance, in
conjunction with the inductor, creates a double pole inside the feedback loop. In
addition the capacitance and the ESR value create a zero. These frequency response
effects together with the internal frequency compensation circuitry of AT1314 modify
the gain and phase shift of the closed loop system.
Compensation
The step-down loop can be compensated by adjusting the external components
connected to the COMP pin. The COMP pin is connected to the output of the internal
trans-conductance error amplifier. The compensation capacitor adjusts the low
frequency gain , and the series resistor value adjusts the high frequency gain. A series
capacitor-resistor combination sets a pole-zero combination to control the
characteristics of the control system. The system has 2 poles and one zero of
importance, 2 poles consist of compensation capacitor and output capacitor. One zero
is produced by the compensation capacitor and the compensation resistor.
If electrolytic capacitor with relatively high ESR is used, the zero due to the
capacitance and ESR of the output capacitor can be compensated by a third pole set
by the compensation resistor and another compensation capacitor connected form
COMP pin to ground.
PCB layout guidelines
Careful printed circuit layout is extremely important to avoid causing parasitical
capacitance and line inductance. The following layout guidelines are recommended to
achieve optimum performance.
• Please the buck converter diode and inductor close to the SW pin and no via.
• Please ceramic bypass capacitors near the input pin.
• Locate all feedback resistive dividers as close to their respective feedback pins as
possible.
• Use wide traces and trace length is short as possible.
7F, No.9, PARK AVENUE II, Science-Based Industrial Park, Hsinchu 300,Taiwan, R.O.C.
Tel: 886-3-563-0878
1/17/2006 REV:1.0
Fax: 886-3-563-0879
WWW: http://www.aimtron.com.tw
Email: service@aimtron.com.tw
10
GMT [ GLOBAL MIXED-MODE TECHNOLOGY INC ]
