欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS9064A 参数 Datasheet PDF下载

GS9064A图片预览
型号: GS9064A
PDF下载: 下载PDF文件 查看货源
内容描述: GS9064A HD- LINX㈢ II自适应电缆均衡器 [GS9064A HD-LINX㈢ II Adaptive Cable Equalizer]
分类和应用:
文件页数/大小: 16 页 / 321 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS9064A的Datasheet PDF文件第1页浏览型号GS9064A的Datasheet PDF文件第2页浏览型号GS9064A的Datasheet PDF文件第3页浏览型号GS9064A的Datasheet PDF文件第5页浏览型号GS9064A的Datasheet PDF文件第6页浏览型号GS9064A的Datasheet PDF文件第7页浏览型号GS9064A的Datasheet PDF文件第8页浏览型号GS9064A的Datasheet PDF文件第9页  
GS9064A Data Sheet
1.2 GS9064A Pin Descriptions
Table 1-1: GS9064A Pin Descriptions
Pin Number
1
Name
CLI
Timing
Analog
Type
Output
Description
Cable Length Indicator.
An analog voltage will be output proportional to the cable length
connected to the serial digital input.
2, 15
V
CC
Analog
Power
Most positive power supply connection.
Connect to +3.3V DC.
3, 6, 11, 14
V
EE
Analog
Power
Most negative power supply connection.
Connect to GND.
4, 5
7, 8
SDI, SDI
AGC+,
AGC-
BYPASS
MCLADJ
Analog
Analog
Input
Serial digital differential input.
External AGC capacitor.
Connect pin 7 and pin 8 together through a 1uF capacitor.
9
10
Not
Synchronous
Analog
Input
Input
Forces the Equalizing and DC RESTORE stages into bypass mode
when HIGH. No equalization occurs in this mode.
Maximum cable length adjust.
Adjusts the approximate maximum amount of cable to be equalized
(from 0m to the maximum cable length). The output is muted (latched to
the last state) when the maximum cable length is achieved.
12, 13
16
SDO, SDO
CD/MUTE
Analog
Not
Synchronous
Output
Bidirectional
Equalized serial digital differential output.
STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT
levels are LVCMOS/LVTTL compatible.
OUTPUT (CD):
Indicates the presence of a valid input signal. When the CD pin is LOW,
a valid input signal has been detected. When this pin is HIGH, the input
signal is invalid. If CD is set HIGH, the serial digital output of the device
will be forced to a steady state (latched to the last state).
NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s.
INPUT (MUTE):
When the MUTE pin is set HIGH by the application interface, the serial
digital output of the device will be forced to a steady state (latched to the
last state). When the MUTE pin is set LOW, the serial digital output of
the device will be active.
NOTE: The CD/MUTE pin is not functional when BYPASS is set HIGH.
37325 - 0
December 2005
4 of 16