欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS9021-CSU 参数 Datasheet PDF下载

GS9021-CSU图片预览
型号: GS9021-CSU
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, PQFP64, LQFP-64]
分类和应用:
文件页数/大小: 26 页 / 196 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS9021-CSU的Datasheet PDF文件第1页浏览型号GS9021-CSU的Datasheet PDF文件第2页浏览型号GS9021-CSU的Datasheet PDF文件第4页浏览型号GS9021-CSU的Datasheet PDF文件第5页浏览型号GS9021-CSU的Datasheet PDF文件第6页浏览型号GS9021-CSU的Datasheet PDF文件第7页浏览型号GS9021-CSU的Datasheet PDF文件第8页浏览型号GS9021-CSU的Datasheet PDF文件第9页  
AC ELECTRICAL CHARACTERISTICS  
VDD = 5.0V, TA = 0 to 70°C unless otherwise shown.  
PARAMETER  
Input Clock Frequency  
Clock Pulse Width Low  
Clock Pulse Width High  
Input Setup Time  
SYMBOL  
CONDITION  
MIN  
TYP  
MAX  
UNITS  
MHz  
ns  
NOTES  
-
7.4  
7.4  
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
54  
tPWL  
tPWH  
tS  
-
-
ns  
-
ns  
1, 2  
1, 2  
2
Input Hold Time  
tH  
3
-
ns  
Output Delay Time  
tOD  
tOH  
tOS  
with 10pF loading  
with 10pF loading  
with 10pF loading  
with 25pF loading  
with 25pF loading  
-
15  
-
ns  
Output Hold Time  
5
ns  
2
Output Setup Time  
3.5  
-
-
ns  
2,4  
Flag Port Disable Time  
Flag Port Enable Time  
I²C Clock Frequency  
Host Interface Setup Time  
Host Interface Hold Time  
tFDIS  
tFEN  
ƒSCL  
tHS  
15  
16  
400  
-
ns  
-
ns  
-
kHz  
ns  
6
tHH  
6
-
ns  
Host Interface Output  
Enable Time  
tHEN  
with 25pF loading  
with 25pF loading  
-
21  
ns  
Host Interface Output  
Disable Time  
tHDIS  
-
-
10  
ns  
Reset Time Pulse Width  
Device Latency  
NOTES  
tRESET  
tLAT  
100  
8
-
-
ns  
8
8
clks  
3
1. See section 1.2 for a list of signals synchronous and asynchronous to PCLKIN.  
2. See Figures 1 and 2.  
3. Latency is defined as the number of clock cycles between the time when the data is latched into the device and when the  
corresponding output data is clocked into the next device as shown in Figure 3.  
4) Based upon 54MHz clock (18.5ns). Output Setup Time = Clock Period - Output Delay Time  
3
521 - 65 - 05