欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS9000DCPJ 参数 Datasheet PDF下载

GS9000DCPJ图片预览
型号: GS9000DCPJ
PDF下载: 下载PDF文件 查看货源
内容描述: GENLINX II -TM GS9000D串行数字解码器 [GENLINX II -TM GS9000D Serial Digital Decoder]
分类和应用: 解码器
文件页数/大小: 9 页 / 152 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS9000DCPJ的Datasheet PDF文件第1页浏览型号GS9000DCPJ的Datasheet PDF文件第2页浏览型号GS9000DCPJ的Datasheet PDF文件第3页浏览型号GS9000DCPJ的Datasheet PDF文件第4页浏览型号GS9000DCPJ的Datasheet PDF文件第5页浏览型号GS9000DCPJ的Datasheet PDF文件第6页浏览型号GS9000DCPJ的Datasheet PDF文件第8页浏览型号GS9000DCPJ的Datasheet PDF文件第9页  
+5V
22µ
3 x 100n
** Locate the three 0.10µF decoupling
capacitors as close as possible to the
corresponding pins on the GS9000D.
Chip capacitors are recommended.
HSYNC OUTPUT
**
12
13 18
1
V
DD
V
DD
V
DD
HSYNC
17
PD0
DECODER
19
PDI
SDI
GS9000D
20
PD2
SDI
21
PD3
SCI
PD4 22
SCI
23
PD5
SS1
24
PD6
SS0
PD7 25
SSC
PD8 27
PD9 28
PCLK
SCE
V
SS
V
SS
V
SS
SWC SWF
2
4 26 15
3
10p
13 x 425
39k
16
14
PARALLEL DATA BIT 0
PARALLEL DATA BIT 1
PARALLEL DATA BIT 2
PARALLEL DATA BIT 3
PARALLEL DATA BIT 4
PARALLEL DATA BIT 5
PARALLEL DATA BIT 6
PARALLEL DATA BIT 7
PARALLEL DATA BIT 8
PARALLEL DATA BIT 9
PARALLEL CLOCK OUT
SYNC CORRECTION ENABLE
GS9000D
SDI
IN
SDI
IN
SCI
IN
SCI
IN
5
6
7
8
9
10
11
STANDARDS SELECT BIT 1
STANDARDS SELECT BIT 0
+5V
100k
820p
SYNC WARNING FLAG
+5V
All resistors in ohms,
all capacitors in farads,
unless otherwise specified.
Fig. 8 GS9000D Test Set-Up
With synchronized serial data and clock connected to the
GS9000D, the HSYNC output (pin 1) will toggle for each
HSYNC detected. The Parallel Data bits PD0 through PD9
and the Parallel Clock can be observed on an oscilloscope
or fed to a logic analyzer. To directly drive parallel inputs to
receiving equipment, such as monitors or digital to analog
converters, these outputs can be fed through a suitable TTL
to ECL converter.
In operation, the HSYNC output from the GS9000D decoder
toggles on each occurrence of the timing reference signal
(TRS). The state of the HSYNC output is not significant, but
the time at which it toggles is significant.
SC
DATA
STREAM
HSYNC
OUT
4:2:2
DATA
STREAM
HSYNC
OUT
T
R
S
ACTIVE VIDEO
& H BLANKING
T
R
S
ACTIVE VIDEO
& H BLANKING
T
R
S
The HSYNC output toggles to indicate the presence of the
TRS on the falling edge of PCLK, one data symbol prior to
the output of the first word in the TRS. In the following
diagram, data is indicated in 10-bit Hex.
PCLK
PDN
XXX 3FF 000 000 XXX
XXX 3FF 000 000 XXX
HSYNC
Fig. 10 Operation of HSYNC with Respect to PCLK
E
A
V
H
BLNK
S
A
V
ACTIVE
VIDEO
E
A
V
H
BLNK
S
A
V
Fig. 9 Operation of HSYNC Output
7 of 9
GENNUM CORPORATION
18784 - 3