欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS4915-INE3 参数 Datasheet PDF下载

GS4915-INE3图片预览
型号: GS4915-INE3
PDF下载: 下载PDF文件 查看货源
内容描述: ClockCleaner [ClockCleaner]
分类和应用:
文件页数/大小: 27 页 / 731 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS4915-INE3的Datasheet PDF文件第3页浏览型号GS4915-INE3的Datasheet PDF文件第4页浏览型号GS4915-INE3的Datasheet PDF文件第5页浏览型号GS4915-INE3的Datasheet PDF文件第6页浏览型号GS4915-INE3的Datasheet PDF文件第8页浏览型号GS4915-INE3的Datasheet PDF文件第9页浏览型号GS4915-INE3的Datasheet PDF文件第10页浏览型号GS4915-INE3的Datasheet PDF文件第11页  
Table 1-1: Pin Descriptions (Continued)
Pin
Number
18
Name
Timing
Type
Description
DOUBLE
Non
synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS compatible.
Controls the output frequency of the cleaned clock, for HD input
clocks.
See
for operation.
19
SKEW_EN
Non
synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS compatible.
Selects the phase of the output clock with respect to the selected input
clock.
See
for operation.
21
LOCK
Non
synchronous
Outpu
t
STATUS SIGNAL OUTPUT
Signal levels are LVCMOS compatible.
This pin will be HIGH when the output clock is locked to the selected
input clock.
It will be LOW otherwise.
23
SE_VDD
Power
Positive power supply connection for the single-ended clock driver.
Determines the output level of CLKOUT_SE. Connect to filtered +1.8V
DC or +3.3V DC.
NOTE: If the single-ended clock output is not used, this pin should be
tied to ground.
24
CLKOUT_SE
Outpu
t
CLOCK SIGNAL OUTPUT
Signal levels are LVCMOS compatible.
Single-ended video clock output signal.
See
for operation.
25
D_VDD
Power
Positive power supply connection for the single-ended output clock
buffer. Connect to filtered +1.8V DC.
NOTE: If the single-ended clock output is not used, this pin should be
tied to ground.
27
DIFF_OUT_VDD
Power
Positive power supply connection for the LVDS clock outputs. Connect
to filtered +1.8V DC.
NOTE: If the LVDS clock outputs are not used, this pin should be tied to
ground.
29, 28
CLKOUT, CLKOUT
Outpu
t
CLOCK SIGNAL OUTPUT
Differential video clock output signal.
This is the lowest jitter output of the device.
See
for operation.
32
DIV_VDD
Power
Positive power supply connection for the divider block. Connect to
filtered +1.8V DC.
Differential input for the external VCO reference signal. When using
the recommended VCO, leave VCO unconnected.
See
for operation.
33,34
VCO, VCO
Analog
Input
35
VCO_GND
Power
Ground reference for the external voltage controlled oscillator.
Connect to pins 2, 4, 6, and 8 of the GO1555.
GS4915 ClockCleaner™
Data Sheet
39145 - 5
June 2009
7 of 27