欢迎访问ic37.com |
会员登录 免费注册
会员中心
企业资讯   人才招聘  
电子百科

电子百科

Datasheet下载 IC品牌 缩略语 技术文章 IC型号

产品导航

ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
PDF
  • 产品
  • PDF

    • 最近搜索

    热门搜索

    搜索
    发布采购

    GS1582_09 参数 Datasheet PDF下载

    GS1582_09图片预览
    型号： GS1582_09
    PDF下载： 下载PDF文件 查看货源
    内容描述： 多速率串行器与电缆驱动器，音频复用器和ClockCleaner [Multi-Rate Serializer with Cable Driver, Audio Multiplexer and ClockCleaner]
    分类和应用： 驱动器复用器
    文件页数/大小： 115 页 / 2259 K
    品牌： GENNUM [ GENNUM CORPORATION ]
     浏览型号GS1582_09的Datasheet PDF文件第2页浏览型号GS1582_09的Datasheet PDF文件第3页浏览型号GS1582_09的Datasheet PDF文件第4页浏览型号GS1582_09的Datasheet PDF文件第5页浏览型号GS1582_09的Datasheet PDF文件第7页浏览型号GS1582_09的Datasheet PDF文件第8页浏览型号GS1582_09的Datasheet PDF文件第9页浏览型号GS1582_09的Datasheet PDF文件第10页  
    List of Figures
    Figure 3-1: Differential Output Stage (SDO/SDO) .............................................................................. 22
    Figure 3-2: Charge Pump Current Setting Resistor (CP_RES) .......................................................... 22
    Figure 3-3: PLL Loop Filter .......................................................................................................................... 23
    Figure 3-4: VCO Input .................................................................................................................................. 23
    Figure 3-5: Digital Input Pin with Weak Pull Up(>33kW)
    (ACLK[2:1], WCLK[2:1], AIN[4:1], PCLK, DIN[19:0]) ............................................................................ 24
    Figure 3-6: 5V Tolerant Input Pin (All Other Input Pins) .................................................................. 24
    Figure 3-7: Digital Output Pin with High Impedance Mode
    (LOCKED, AUDIO_INT, SDOUT_TDO) .................................................................................................... 24
    Figure 4-1: PCLK to Data Timing ............................................................................................................... 26
    Figure 4-2: H_Blanking, V_Blanking, F_Digital Timing .................................................................... 29
    Figure 4-3: HSYNC:VSYNC:DE Input Timing 1280 x 720p @ 59.94/60 ....................................... 31
    Figure 4-4: HSYNC:VSYNC:DE Input Timing 1920 x 1080i @ 59.94/60 ...................................... 31
    Figure 4-5: HSYNC:VSYNC:DE Input Timing 720 (1440) x 480i @ 59.94/60 ............................. 32
    Figure 4-6: HSYNC:VSYNC:DE Input Timing 1280 x 720p @ 50 ................................................... 33
    Figure 4-7: HSYNC:VSYNC:DE Input Timing 1920 x 1080i @ 50 .................................................. 33
    Figure 4-8: HSYNC:VSYNC:DE Input Timing 720 (1440) x 576 @ 50 ........................................... 34
    Figure 4-9: DVB-ASI FIFO Implementation using the GS1582 ....................................................... 35
    Figure 4-10: Audio Multiplexer Top Level ............................................................................................ 37
    Figure 4-11: Ancillary Data Packet Placement Example .................................................................. 39
    Figure 4-12: SD Audio Data Packet Structure ...................................................................................... 41
    Figure 4-13: SD Extended Audio Data Packet Structure .................................................................. 42
    Figure 4-14: HD Audio Data Packet Structure ..................................................................................... 43
    Figure 4-15: SD Audio Control Packet Structure ................................................................................. 45
    Figure 4-16: HD Audio Control Packet Structure ................................................................................ 46
    Figure 4-17: Audio Group Replacement Example (HD Formats) .................................................. 49
    Figure 4-18: ACLK to Data & Control Signal Input Timing ............................................................... 51
    Figure 4-19: AES/EBU Sub-frame Formatting ...................................................................................... 54
    Figure 4-20: AES/EBU Audio Input Format .......................................................................................... 54
    Figure 4-21: Serial Audio Input: Left Justified; MSB First ................................................................. 55
    Figure 4-22: Serial Audio Input: Left Justified; LSB First .................................................................. 55
    Figure 4-23: Serial Audio Input: Right Justified; MSB First .............................................................. 55
    Figure 4-24: Serial Audio Input: Right Justified; LSB First ............................................................... 55
    Figure 4-25: I
    2
    S Audio Input ...................................................................................................................... 55
    Figure 4-26: Gennum Serial Peripheral Interface (GSPI) .................................................................. 77
    Figure 4-27: Command Word .................................................................................................................... 78
    Figure 4-28: Data Word ............................................................................................................................... 78
    Figure 4-29: GSPI Read Mode Timing ..................................................................................................... 79
    Figure 4-30: GSPI Write Mode Timing .................................................................................................... 79
    Figure 4-31: In-Circuit JTAG .................................................................................................................... 107
    Figure 4-32: System JTAG ......................................................................................................................... 107
    Figure 4-33: Reset Pulse ............................................................................................................................. 108
    Figure 7-1: Pb-free Solder Reflow Profile ............................................................................................ 114
    GS1582 Multi-Rate Serializer with Cable Driver, Audio
    Multiplexer and ClockCleaner
    TM
    Data Sheet
    40117 - 3
    March 2009
    6 of 115

    IC37:专业IC行业平台

    专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

    网站导航 Datasheet资料库 电子术语 电子百科
    服务中心 常见问题 委托交易 会员服务
    关于我们 公司简介 联系我们 免责申明

    产品索引：ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789

    深圳网络警察报警平台 公共信息安全网络监察 经营性网站备案信息 不良信息举报中心 工商网监电子标识 全国公安机关备案
    服务电话： 0755-32882616 0755-32882606 0755-32882608 0755-32882607 值班和投诉电话：13715251531 ©2004-2024 IC37网 版权所有：ic37.com 版权申明 公网安备44030402000606 粤ICP备13051289号-6