欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1561-CFE3 参数 Datasheet PDF下载

GS1561-CFE3图片预览
型号: GS1561-CFE3
PDF下载: 下载PDF文件 查看货源
内容描述: GS1560A / GS1561 HD - LINX -R II双率解串器 [GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer]
分类和应用: 存储静态存储器
文件页数/大小: 80 页 / 1307 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1561-CFE3的Datasheet PDF文件第32页浏览型号GS1561-CFE3的Datasheet PDF文件第33页浏览型号GS1561-CFE3的Datasheet PDF文件第34页浏览型号GS1561-CFE3的Datasheet PDF文件第35页浏览型号GS1561-CFE3的Datasheet PDF文件第37页浏览型号GS1561-CFE3的Datasheet PDF文件第38页浏览型号GS1561-CFE3的Datasheet PDF文件第39页浏览型号GS1561-CFE3的Datasheet PDF文件第40页  
GS1560A/GS1561 Data Sheet  
In slave mode, the application layer fixes the center frequency of the reclocker such  
that the lock algorithm will attempt to lock within the single data rate determined by  
the setting of the SD/HD pin. Asynchronous lock times are also listed in the Table  
2-2: AC Electrical Characteristics.  
NOTE: The PCLK output will continue to operate during the lock detection process.  
The frequency may toggle between 148MHz and 27MHz when the 20bit/10bit pin  
is set LOW, or between 74MHz and 13.5MHz when 20bit/10bit is set HIGH.  
For SMPTE and DVB-ASI inputs, the lock detect block will only assert the LOCKED  
output signal HIGH if (1) the reclocker has locked to the input data stream as  
indicated by the internal pll_lock signal, and (2) TRS or DVB-ASI sync words have  
been correctly identified.  
If after four attempts lock has not been achieved, the lock detection algorithm will  
enter into PLL lock mode. In this mode, the reclocker will attempt to lock to the input  
data stream without detecting SMPTE TRS or DVB-ASI sync words. This  
unassisted process can take up to 10ms to achieve lock.  
When reclocker lock as indicated by the internal pll_lock signal is achieved in this  
mode, one of the following will occur:  
1. In slave mode, data will be passed directly to the parallel outputs without any  
further processing taking place and the LOCKED signal will be asserted HIGH  
if and only if the SMPTE_BYPASS and DVB_ASI input pins are set LOW; or  
2. In master mode, the LOCKED signal will be asserted LOW, the parallel  
outputs will be latched to logic LOW, and the SMPTE_BYPASS and DVB_ASI  
output signals will also be set LOW.  
3.6.2 Master Mode  
Recall that the GS1560A/GS1561 is said to be in master mode when the  
MASTER/SLAVE input signal is set HIGH. In this case, the following four device  
pins become output status signals:  
SMPTE_BYPASS  
DVB_ASI  
SD/HD  
RC_BYP (GS1560A only)  
The combined setting of these pins will indicate whether the device has locked to  
valid SMPTE or DVB-ASI data at SD or HD rates. Table 3-2 shows the possible  
combinations.  
27360 - 8 September 2005  
36 of 80  
 复制成功!