欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1524ACKDE3 参数 Datasheet PDF下载

GS1524ACKDE3图片预览
型号: GS1524ACKDE3
PDF下载: 下载PDF文件 查看货源
内容描述: 自适应电缆均衡器 [Adaptive Cable Equalizer]
分类和应用:
文件页数/大小: 16 页 / 672 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1524ACKDE3的Datasheet PDF文件第1页浏览型号GS1524ACKDE3的Datasheet PDF文件第2页浏览型号GS1524ACKDE3的Datasheet PDF文件第3页浏览型号GS1524ACKDE3的Datasheet PDF文件第4页浏览型号GS1524ACKDE3的Datasheet PDF文件第6页浏览型号GS1524ACKDE3的Datasheet PDF文件第7页浏览型号GS1524ACKDE3的Datasheet PDF文件第8页浏览型号GS1524ACKDE3的Datasheet PDF文件第9页  
1.2 GS1524A Pin Descriptions  
Table 1-1: GS1524A Pin Descriptions  
Pin Number  
Name  
Timing  
Type  
Description  
1
CLI  
Analog  
Output  
Cable Length Indicator.  
An analog voltage will be output proportional to the cable length  
connected to the serial digital input.  
NOTE: CLI is recommended for data rates up the 360Mb/s only.  
2, 15  
VCC  
Analog  
Analog  
Power  
Power  
Most positive power supply connection.  
Connect to +3.3V DC.  
3, 6, 11, 14  
VEE  
Most negative power supply connection.  
Connect to GND.  
4, 5  
7, 8  
SDI, SDI  
Analog  
Analog  
Input  
Serial digital differential input.  
AGC+,  
AGC-  
External AGC capacitor.  
Connect pin 7 and pin 8 together through a 1uF capacitor.  
9
BYPASS  
Not  
Synchronous  
Input  
Input  
Forces the Equalizing and DC RESTORE stages into bypass mode  
when HIGH. No equalization occurs in this mode.  
10  
MCLADJ  
Analog  
Maximum cable length adjust.  
Adjusts the approximate maximum amount of cable to be equalized  
(from 0m to the maximum cable length). The output is muted  
(latched to the last state) when the maximum cable length is  
achieved.  
NOTE: MCLADJ is only recommended for data rates up to 360Mb/s.  
12, 13  
16  
SDO, SDO  
CD/MUTE  
Analog  
Output  
Equalized serial digital differential output.  
Not  
Synchronous  
Bidirectiona  
l
STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT  
levels are LVCMOS/LVTTL compatible.  
OUTPUT (CD):  
Indicates the presence of a valid input signal. When the CD pin is  
LOW, a valid input signal has been detected. When this pin is HIGH,  
the input signal is invalid. If CD is set HIGH, the serial digital output  
of the device will be forced to a steady state (latched to the last  
state).  
NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s.  
INPUT (MUTE):  
When the MUTE pin is set HIGH by the application interface, the  
serial digital output of the device will be forced to a steady state  
(latched to the last state). When the MUTE pin is set LOW, the serial  
digital output of the device will be active.  
NOTE: The CD/MUTE pin is not functional when BYPASS is set HIGH.  
GS1524A Adaptive Cable Equalizer  
Data Sheet  
5 of 16  
28852 - 5  
June 2009  
 复制成功!