欢迎访问ic37.com |
会员登录 免费注册
发布采购

GL9701-MXG 参数 Datasheet PDF下载

GL9701-MXG图片预览
型号: GL9701-MXG
PDF下载: 下载PDF文件 查看货源
内容描述: PCI ExpressTM至PCI桥 [PCI ExpressTM to PCI Bridge]
分类和应用: 微控制器和处理器外围集成电路uCs集成电路uPs集成电路PC
文件页数/大小: 75 页 / 1051 K
品牌: GENESYS [ GENESYS LOGIC ]
 浏览型号GL9701-MXG的Datasheet PDF文件第1页浏览型号GL9701-MXG的Datasheet PDF文件第2页浏览型号GL9701-MXG的Datasheet PDF文件第3页浏览型号GL9701-MXG的Datasheet PDF文件第4页浏览型号GL9701-MXG的Datasheet PDF文件第6页浏览型号GL9701-MXG的Datasheet PDF文件第7页浏览型号GL9701-MXG的Datasheet PDF文件第8页浏览型号GL9701-MXG的Datasheet PDF文件第9页  
GL9701 PCI ExpressTM to PCI Bridge  
6.4 OFFSET 08H: REVISION ID .................................................................... 37  
6.5 OFFSET 09H: CLASS CODE..................................................................... 37  
6.6 OFFSET 0CH: CACHE LINE SIZE REGISTER ........................................... 38  
6.7 OFFSET 0DH: PRIMARY LATENCY TIMER REGISTER............................. 38  
6.8 OFFSET 0EH: HEADER TYPE REGISTER................................................. 38  
6.9 OFFSET 0FH: BIST REGISTER................................................................. 38  
6.10 OFFSET 10H: BASE REGISTER0............................................................ 38  
6.11 OFFSET 14H: BASE REGISTER1............................................................ 38  
6.12 OFFSET 18H: PRIMARY BUS NUMBER REGISTER................................. 39  
6.13 OFFSET 19H: SECONDARY BUS NUMBER REGISTER ............................ 39  
6.14 OFFSET 1AH: SUBORDINATE BUS NUMBER REGISTER......................... 39  
6.15 OFFSET 1BH: SECONDARY LATENCY TIMER REGISTER ...................... 39  
6.16 OFFSET 1CH: IO BASE AND IO LIMIT REGISTER................................. 39  
6.17 OFFSET 1EH: SECONDARY STATUS REGISTER ..................................... 40  
6.18 OFFSET 20H: MEMORY BASE AND LIMIT REGISTER ........................... 42  
6.19 OFFSET 24H: PREFETCHABLE MEMORY BASE AND LIMIT REGISTER . 42  
6.20 OFFSET 28H: PREFETCHABLE BASE UPPER 32-BITS REGISTER........... 43  
6.21 OFFSET 2CH: PREFETCHABLE LIMIT UPPER 32-BITS REGISTER ......... 43  
6.22 OFFSET 30H: IO BASE AND LIMIT UPPER 16-BITS REGISTER.............. 43  
6.23 OFFSET 34H: CAPABILITIES POINTER REGISTER ................................ 43  
6.24 OFFSET 3CH: INTERRUPT LINE REGISTER........................................... 44  
6.25 OFFSET 3DH: INTERRUPT PIN REGISTER............................................. 44  
6.26 OFFSET 3EH: BRIDGE CONTROL REGISTER......................................... 44  
6.27 OFFSET 70H: PCI EXPRESS CAPABILITY LIST REGISTER.................... 48  
6.28 OFFSET 72H: PCI EXPRESS CAPABILITIES REGISTER......................... 48  
6.29 OFFSET 74H: PCI EXPRESS DEVICE CAPABILITIES REGISTER............ 49  
6.30 OFFSET 78H: PCI EXPRESS DEVICE CONTROL REGISTER .................. 49  
6.31 OFFSET 7AH: PCI EXPRESS DEVICE STATUS REGISTER...................... 50  
6.32 OFFSET 7CH: PCI EXPRESS LINK CAPABILITIES REGISTER................ 51  
6.33 OFFSET 80H: PCI EXPRESS LINK CONTROL REGISTER ...................... 52  
6.34 OFFSET 82H: PCI EXPRESS LINK STATUS REGISTER .......................... 52  
6.35 OFFSET 94H: PM CAPABILITY ID REGISTER ...................................... 53  
6.36 OFFSET 95H: PM NEXT POINTER REGISTER....................................... 53  
6.37 OFFSET 96H: POWER MANAGEMENT CAPABILITIES REGISTER .......... 53  
©2000-2006 Genesys Logic Inc. - All rights reserved.  
Page 5