GL850G USB 2.0 Low-Power HUB Controller
LIST OF FIGURES
FIGURE 3.1-GL850G LQFP 48 PIN PINOUT DIAGRAM ........................................... 10
-
FIGURE 3.2-GL850G SSOP 28 PIN PINOUT DIAGRAM ............................................ 11
-
FIGURE 3.3-GL850G QFN 28 PIN PINOUT DIAGRAM.............................................. 12
-
FIGURE 4.1 – GL850G BLOCK DIAGRAM (SINGLE TT)............................................ 17
FIGURE 5.1 – OPERATING IN USB 1.1 SCHEME.......................................................... 19
FIGURE 5.2 – OPERATING IN USB 2.0 SCHEME.......................................................... 20
FIGURE 5.3 – POWER ON RESET DIAGRAM ............................................................... 21
FIGURE 5.4 – POWER ON SEQUENCE OF GL850G..................................................... 21
FIGURE 5.5 – TIMING OF PGANG/SUSPEND STRAPPING ....................................... 22
FIGURE 5.6 – INDIVIDUAL/GANG MODE SETTING .................................................. 22
FIGURE 5.7 – SELF/BUS POWER SETTING................................................................... 22
FIGURE 5.8 – LED CONNECTION.................................................................................... 23
FIGURE 5.9 – SCHEMATICS BETWEEN GL850G AND 93C46................................... 24
FIGURE 7.1 – GL850G 48 PIN LQFP PACKAGE ............................................................ 28
FIGURE 7.2 – GL850G 28 PIN SSOP PACKAGE............................................................. 29
FIGURE 7.3 – GL850G 28 PIN QFN PACKAGE .............................................................. 30
©2000-2009 Genesys Logic Inc. - All rights reserved.
Page 5