欢迎访问ic37.com |
会员登录 免费注册
发布采购

GL830_12 参数 Datasheet PDF下载

GL830_12图片预览
型号: GL830_12
PDF下载: 下载PDF文件 查看货源
内容描述: USB 2.0 / PATA / SATA桥接控制器产品概述 [USB 2.0 / PATA / SATA Bridge Controller Product Overview]
分类和应用: 控制器
文件页数/大小: 5 页 / 118 K
品牌: GENESYS [ GENESYS LOGIC ]
 浏览型号GL830_12的Datasheet PDF文件第1页浏览型号GL830_12的Datasheet PDF文件第2页浏览型号GL830_12的Datasheet PDF文件第3页浏览型号GL830_12的Datasheet PDF文件第5页  
GL830 Product Overview
FEATURES
· Complies with Universal Serial Bus specification rev. 2.0 (USB-IF test ID – 40000391)
· Complies with USB Storage Class specification ver.1.0 (Bulk only protocol)
· Operating system supported: Windows Vista32&64/XP/2000/Me/98/98SE, Mac OS 9.X/10.X, Linux
Kernel 2.4.X/2.6.X. (Windows Submission ID : 1273643)
· Integrated USB 2.0 Transceiver Macrocell Interface (UTMI) transceiver and Serial Interface Engine
(SIE)
· Support 4 endpoints: Control (0) / Bulk Read (1) / Bulk Write (2) / Interrupt (3)
· 64 / 512 bytes Data Payload for full / high speed Bulk Endpoint
· Complies with Serial ATA specification rev. 2.6
· Support SATA II asynchronous signal recovery feature(hot-plug)
. Compliance with Serial ATA II Electrical Specification 1.0
. Complies with ATA/ATAPI-6 rev. 1.0 (only available for 128pin package)
· On-chip SATA switch for E-SATA to SATA data path (only available for 64/128pin package)
· Support Spread Spectrum Clocking to reduce EMI
· Support Partial/Slumber power management (optional)
. Support hard-disk power management feature (optional)
. Support hard-disk write-protect function (only available for Windows XP/Vista, supported on 830-12
and later version)
. Support hard-disk lock/unlock by EEPROM Key feature (complementary feature with Genesys Secured
Backup software)
· Provide adjustable TX signal amplitude and pre-emphasis level
· Provide specified OOB signal detection and transmission
· Embedded Turbo 8051
. On-chip Watch Dog Timer for auto error recovery (Supported on 830-12 and later version)
· ROM size: 24K bytes; Bulk Buffer: 1K
· Supports Power Down mode and USB suspend indicator
· Supports USB 2.0 TEST mode features
· Supports 4 PIO and 4 GPIO for programmable AP
· Provides LED indicator for Full Speed and High Speed
· Single 25 MHz external clock input
· 3.3V power input; 5V tolerance pad
· Embedded Regulator (3.3V to 1.8V)
· Embedded Regulator (5V to 3.3V)
· Provides SPI interface for Finger Print (only for 128 pin package)
· Available in 48/64/128 pin LQFP and 46 pin LQFN
©2012 Genesys Logic, Inc. - All rights reserved.
Page 4