GL422/GL423 USB 2.0 +SD/MMC-controller Combo Solution
LIST OF FIGURES
FIGURE 1.1 - GL422/GL423 BLOCK DIAGRAM................................................................7
FIGURE 3.1 - USB CONTROLLER DIAGRAM....................................................................12
FIGURE 4.1 - GL422/GL423 DIE DIAGRAM ...................................................................14
FIGURE 4.2 - GL422/GL423 DIE TO QFN-56 PACKAGE DIAGRAM................................15
FIGURE 4.3 - GL422/GL423 QFN 56 PACKAGE TOP VIEW ...........................................16
FIGURE 4.4 - GL422/GL423 VFBGA54 PACKAGE DIAGRAM .......................................17
FIGURE 4.5 - GL422/GL423 VFBGA 54 PACKAGE TOP VIEW......................................18
FIGURE 6.1 – GL422/GL423 56 PIN QFN PACKAGE......................................................31
FIGURE 6.2 – GL422/GL423 54 PIN VFBGA PACKAGE ................................................32
LIST OF TABLES
TABLE 4.1- USB INTERFACE ..........................................................................................19
TABLE 4.2 – REGULATOR INTERFACE............................................................................21
TABLE 4.3 – CARD INTERFAC.........................................................................................22
TABLE 4.4 – FLASH INTERFACE .....................................................................................24
TABLE 4.5 – SYSTEM INTERFACE ...................................................................................25
TABLE 4.6 – TEST INTERFACE........................................................................................26
TABLE 4.7 –USE FLASH INTERFACE AS USB TEST INTERFACE ......................................27
TABLE 4.8 – USE CARD INTERFACE AS USB TEST INTERFACE.......................................28
TABLE 5.1 – ABSOLUTE MAXIMUM RATINGS.................................................................29
TABLE 5.2 – BUS OPERATING CONDITIONS....................................................................29
TABLE 5.3 – D.C. CHARACTERISTICS.............................................................................29
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 6
GENESYS [ GENESYS LOGIC ]
