GL422/GL423 USB 2.0 +SD/MMC-controller Combo Solution
Digital Ground
73
72
52
51
25
24
CGND
PGND
P
P
P
P
P
P
(Double Bonding)
Digital Ground
37
E4
GND
(Double Bonding)
Digital Ground
CGND
PGND
(Double Bonding)
Digital Ground
26
E4
GND
(Double Bonding)
Digital Ground
CGND
PGND
(Double Bonding)
Digital Ground
10
E4
GND
(Double Bonding)
4.6.6 Test Interface
Table 4.6 – Test Interface
VFBGA
QFN56
54
Pin Name Pad#
Pad Name Type
Description
Pin#
Pin#
NC
NC
17
NC
NC
E6
40
41
42
43
32
33
7
PAD_T0
PAD_T1
PAD_T2
PAD_T3
PAD_T4
PAD_T5
PAD_T6
B
B
B
B
B
B
B
Dual channel flash2 bus bit0 to
bit7. (on-chip pulled-up).
When power-on or hardware reset,
T[3:0] is:
¾
¾
T2
T3
¾
18
F5
4’b0000: USB CPU Test
(CPUTST = 1)
NC
NC
NC
NC
NC
NC
¾
4’b0001: USB UTM Scan Mode
(UTMSCANM = 1 )
¾
4’b0010: USB Scan Mode
(SCANMOD = 1)
4’b0011: USB UTM Test
(UTMTEST = 1)
NC
NC
6
PAD_T7
B
¾
others: SD Controller Test Mode
(T[7:4],T[1:0] no bonding)
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 26
GENESYS [ GENESYS LOGIC ]
