MB90540/540G/545/545G Series
(8) Hold Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Value
Parameter
Symbol Pin name
Condition
Units
Remarks
Min
30
Max
tCP
Pin floating→HAK↓time
HAK↑time→Pin valid time
tXHAL
tHAHV
HAK
HAK
ns
ns
tCP
2 tCP
Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed.
• Hold Timing
HAK
2.4 V
0.8 V
tXHAL
tHAHV
High impedance
2.4 V
0.8 V
2.4 V
0.8 V
Each pin
(9) UART0/1, Serial I/O Timing
(MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S):
VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Value
Parameter
Symbol
Pin name
Condition
Units Remarks
Min Max
Serial clock cycle time
tSCYC
SCK0 to SCK2
8 tCP
ns
ns
SCK0 to SCK2,
SOT0 to SOT2
SCK↓→SOT delay time
tSLOV
−80
100
60
80
Internal clock opera-
tion output pins are
CL = 80 pF + 1 TTL.
SCK0 to SCK2,
SIN0 to SIN2
Valid SIN→SCK↑
tIVSH
tSHIX
ns
ns
SCK0 to SCK2,
SIN0 to SIN2
SCK↑→Valid SIN hold time
Serial clock “H” pulse width
Serial clock “L” pulse width
tSHSL
tSLSH
SCK0 to SCK2
SCK0 to SCK2
4 tCP
ns
ns
4 tCP
SCK0 to SCK2,
SOT0 to SOT2
SCK↓→SOT delay time
Valid SIN→SCK↑
tSLOV
tIVSH
tSHIX
External clock oper-
ation output pins are
CL = 80 pF + 1 TTL.
150
ns
ns
ns
SCK0 to SCK2,
SIN0 to SIN2
60
60
SCK0 to SCK2,
SIN0 to SIN2
SCK↑→Valid SIN hold time
Note : • AC characteristic in CLK synchronized mode.
• CL is load capacity value of pins when testing.
• For tCP (Machine clock cycle time) , refer to “ (1) Clock Timing”.
52
FUJITSU [ FUJITSU ]
