欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2 参数 Datasheet PDF下载

VNC2图片预览
型号: VNC2
PDF下载: 下载PDF文件 查看货源
内容描述: [上海格里电子科技有限公司是英国FTDI在中国大陆东南亚地区最大的代理商, FTDI一贯坚持USB make easy思想,为工程师提供最简便的解决方案 上海格里电子科技有限公司是英国FTDI在中国大陆东南亚地区最大的代理商, FTDI一贯坚持USB make easy思想,为工程师提供最简便的解决方案: *VNC2 实现UART、FIFO、IIC、SPI、JTAG转到USB HOST接口,可与其他USB DEVICE设备通讯。FTDI提供简单操作命令,工程师只需调用驱动中相应函数,便可实 现对USB device的控制。 *FT232实现单路USB转到UART,包括TTL,及RS485、RS422、RS232等接口。 *FT245实现单路USB转到FIFO,最高能实现8Mbit/s传输速率。 *FT2232H 实现单USB接口转到2通道芯片,每通道可分别配置成UART、FIFO、IIC、 SPI、JTAG等接口。当配置成2路并行FIFO时,每路最大速率达到10MByte/s;当配 置成单路串行FIFO时,可实现最高25MByte/s速率。 *FT4232H实现单USB接口转4通道芯片,每通道可分别配置成UART、IIC、SPI、 JTAG。主要应用在SOC、CPU进行多串口扩展,典型产品为车载多媒体娱乐设备和各 类自主终端。 与同类功能芯片相比,FTDI产品最大优势在于其高品质与高稳定性,主要表现在低坏片率(小于万分之一)、超长时间通讯不中断、不重启,以及驱动的稳定性和驱动的兼容性。FTDI提供免费驱动,经过微软官方认证,支持window98至最新的windows7所有windows系列操作系统,并支持MAC OS、windows mobile、Linux等平台,对于其他平台的驱动,FTDI可提供底层代码以便工程师开发使用。 联 系 人: 何贵平(Gary) 联系电话: 021-64414999 64389812-809 手 机:13661631714 电子邮件: gary@gelitek.com 公司名称: 上海格里电子科技有限公司 公司网站:www.gelitek.com 地 址:上海市徐汇区蒲汇塘路11号1505-1506室]
分类和应用: 先进先出芯片电子驱动电话
文件页数/大小: 89 页 / 1885 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2的Datasheet PDF文件第39页浏览型号VNC2的Datasheet PDF文件第40页浏览型号VNC2的Datasheet PDF文件第41页浏览型号VNC2的Datasheet PDF文件第42页浏览型号VNC2的Datasheet PDF文件第44页浏览型号VNC2的Datasheet PDF文件第45页浏览型号VNC2的Datasheet PDF文件第46页浏览型号VNC2的Datasheet PDF文件第47页  
Document No.: FT_000138
VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC Datasheet
Version -
1.0
Clearance No.: FTDI#
143
6.3 Serial Peripheral Interface – Slave
CLK
SS#
External - SPI Master
MOSI
MISO
VNC2 - SPI Slave
Figure 6-4 SPI Slave block diagram
VNC2 has two SPI Slave modules both of which use four wire interfaces: MOSI, MISO, CLK and SS#.
Their main purpose is to send data from main memory to the attached SPI master, and / or receive data
and send it to main memory. The SPI Slave is controlled by the internal CPU using internal memory
mapped I/O registers. It operates from the main system clock, although sampling of input data and
transmission of output data is controlled by the SPI clock (CLK). An SPI transfer can only be initiated by
the SPI Master and begins with the slave select signal being asserted. This is followed by a data byte
being clocked out with the master supplying CLK. The master always supplies the first byte, which is
called a command byte. After this the desired number of data bytes are transferred before the
transaction is terminated by the master de-asserting slave select. An SPI Master is able to abort a
transfer at any time by de-asserting its SS# output. This will cause the Slave to end its current transfer
and return to idle state.
6.3.1 SPI Slave Signal Descriptions
64 Pin
Package
Available
pins
11, 15,
19, 24,
28, 39,
43, 47,
51, 57,
61
12, 16,
20, 25,
29, 40,
44, 48,
52, 58,
62
12,16,
21, 32,
36, 42,
46
12, 24,
30
spi_s0_mosi
Mater Out Slave In
spi_s1_mosi
Input
Synchronous data from master to slave
11, 15,
20, 31,
35, 41,
45
11, 23
29
spi_s1_clk
Input
Slave clock input
48 Pin
Package
Available
pins
32 Pin
Package
Available
pins
spi_s0_clk
Name
Type
Description
13, 17,
22, 26,
31, 41,
45, 49,
55, 59,
13, 18,
22, 33,
37, 43,
47
14, 25,
31
spi_s0_miso
Master In Slave Out
spi_s1_miso
Output
Synchronous data from slave to master
Copyright © 2010 Future Technology Devices International Limited
43