`
Document Reference No.: FT_000198
MORPH-IC-II Datasheet
Version 1.02
Clearance No.: FTDI#
164
3
Functional Description
3.1 Morph-IC-II Block Diagram
A block diagram of the Morph-IC-II is given in Fig. 2. Morph-IC-II module can be USB powered or self
powered. The power mode is selected using the “VBUS” jumper - as indicated on the diagram below. The
FPGA can be programmed from a PC via the USB interface and the FT2232H USB bridge.
FT2232H requires a 12MHz crystal and an external EEPROM which is used to configure FT2232H.
The Altera FPGA is powered from a +3.3V regulator supply with the exception of its internal PLLs which
are powered by a +1.2V regulated supply. The power supply to the FPGA is disabled, using the MOSFET
switch, when FT2232H is in power save mode.
The I/Os of the FPGA are partitioned into 4 I/O banks. These banks each have their own power
connection. The voltage of the power connection to each bank defines the voltage level of the signals of
that bank.
The power supply to I/O bank 4 is configured differently to add more flexibility. The I/O bank 4 power
can be supplied from an external supply to the V_Bank 4 pins on J2 or from the 3V3IO net connected to
the on board regulator. This feature allows signals of different voltage levels to be used in an application
and is explained with more detail in Section 3.2.
Morph-IC-II uses a 50MHz oscillator which provides the clock source to the FPGA. Alternatively the FPGA
can be synchronised to an external clock using the CLKIN pin on connector J2.
The four connectors J1, J2, J3 and J4 provide I/O connectivity between Morph-IC-II and any application
board. The connector give a total of 80 signal lines, a FIFO interface capability, power supply pins, an
external clock line and an external reset line. The JTAG interface can be accessed through the JTAG port
or J3 and J4 connectors, using an Altera Byte Blaster (or equivalent) cable and
SignalTap Analyser
which
is an application of Quartus II the signals of all the I/Os of the FPGA can be displayed on a PC monitor.
VCCUSB
MOSFET POWER SWTICH
3.3V REG
VCCSW
3.3V REG
1.2V REG
1.2DV
3V3IO
V_Bank4
1
IO CONNECTORS
29 30
VCCUSB
2
V_Bank4
17 18
VBUS
JUMPER
VCC3V3
PROGRAMMING
INTERFACE
VCCSW
USB
data
V_BANK4
3V3IO
BANK4_IO
17 18
29 30
3V3IO
USB
CONNECTOR
FT2232H
USB INTERFACE
IC
DATA
TRANSFER
INTERFACE
ALTERA
CYCLONE TWO
EP2C5F256C8N
FPGA
INT
CLOCK
EXT
CLOCK
BANK4_IO
J1
IO
IO
J2
12MHz XTAL
14
93C56 USB
CONFIGURATION
EEPROM
IO
50MHz
OSCILLATOR
12
IO
3V3IO
J3
JTAG
PORT
JTAG
J4
Fig. 2 – Hardware Representation of the Morph-IC-II
Copyright © 2010 Future Technology Devices International Limited
5
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
