FT51A Advanced MCU with 8051 Compatible Core IC Datasheet
Version 1.5
Document No.: FT_000877
Clearance No.: FTDI#420
Register
Address
(0x65)
(0x66)
(0x67)
(0x68)
(0x69)
(0x6A)
(0x6B)
(0x6C)
(0x6D)
(0x70)
Register Name
Description
UART_TX_INT
UART_RX_IEN
UART_RX_INT
UART_LINE_CTRL
UART_BAUD_0
UART_BAUD_1
UART_BAUD_2
UART_FLOW_CTRL
UART_FLOW_STAT
TIMER_CONTROL
UART Tx Interrupt Status
UART Rx Interrupt Enable
UART Rx Interrupt Status
UART Line Control
UART Baud Rate Byte 0
UART Baud Rate Byte 1
UART Baud Rate Byte 2
UART Flow Control
UART Flow Control Status
TIMER Top Control
(0x71)
to
TIMER_CONTROL_1
to
Timer Control Register 1 to 4
(0x74)
TIMER_CONTROL_4
(0x75)
(0x76)
(0x77)
(0x78)
(0x79)
(0x7A)
(0x7B)
(0x7C)
(0x7D)
(0x80)
(0x81)
(0x82)
TIMER_INT
TIMER_SELECT
TIMER_WDG
Timer Interrupt Status
Timer Select Register
Watchdog Start Value
Timer Start Value 7:0
Timer Start Value 15:8
Timer Prescaler Value 7:0
Timer Prescaler Value 15:8
Timer Current Value 7:0
Timer Current Value 15:8
PWM Control Register
PWM Control
PWM PRESCALER Comparator value
PWM COUNTER16 Comparator LSB
value
PWM COUNTER16 Comparator MSB
value
TIMER_WRITE_LS
TIMER_WRITE_MS
TIMER_PRESC_LS
TIMER_PRESC_MS
TIMER_READ_LS
TIMER_READ_MS
PWM_CONTROL
PWM_CTRL
PWM_PRESCALER
(0x83)
(0x84)
PWM_CNT16_LSB
PWM_CNT16_MSB
(0x85)
to
(0x94)
PWM_CMP16_0_LSB
to
PWM_CMP16_7_MSB
PWM Comparator 0 LSB value to PWM
Comparator 7 MSB value
(0x95)
to
(0x9C)
PWM_OUT_TOGGLE_EN_0
to
PWM_OUT_TOGGLE_EN_7
PWM Out toggle enable register 0 to 7
(0x9D)
(0x9E)
(0x9F)
(0xA0)
(0xA1)
(0xA2)
(0xA3)
(0xA4)
(0xA5)
(0xB0)
(0xB1)
PWM_OUT_CLR_EN
PWM_CTRL_BL_CMP8
PWM_INIT
FIFO_CONTROL
FIFO_CTRL_STATUS
FIFO_RX_DATA
PWM Out clear enable
PWM Control CMP8 value
PWM Initialization register
FIFO Control Register
FIFO Control Status
FIFO Receive Data
FIFO Transmit Data
FIFO_TX_DATA
FIFO_INTERRUPT_ENA
FIFO_INTERRUPT
DMA_CONTROL_1
DMA_ENABLE_1
FIFO Interrupt Enable
FIFO Interrupt
DMA Control Register
IO DMA Enable Register
DMA IO Interrupt Enable & Control
Register
DMA IO Interrupt Register
DMA IO Source Mem Addr Register
(Lower Bits)
(0xB2)
(0xB3)
(0xB4)
DMA_IRQ_ENA_1
DMA_IRQ_1
DMA_SRC_MEM_ADDR_L_1
DMA IO Source Mem Addr Register
(Upper Bits)
DMA IO Destination Mem Addr Register
(Lower Bits)
DMA IO Destination Mem Addr Register
(Upper Bits)
(0xB5)
(0xB6)
(0xB7)
DMA_SRC_MEM_ADDR_U_1
DMA_DEST_MEM_ADDR_L_1
DMA_DEST_MEM_ADDR_U_1
Copyright © Future Technology Devices International Limited
40