DS_FT311D USB ANDROID HOST IC Datasheet
Version 1.2
Document No.: FT_000660 Clearance No.: FTDI# 305
Appendix B - List of Figures and Tables
List of Figures
Figure 2.1 FT311D Block Diagram...................................................................................................3
Figure 3.1 QFN Schematic Symbol ..................................................................................................6
Figure 5-1 UART Receive Waveform.............................................................................................. 12
Figure 5-2 UART Transmit Waveform ............................................................................................ 12
Figure 5-3 UART RXD and TXD connection gated by Enumeration ..................................................... 13
Figure 5-4 Inverting Gate Control signal to enable GPS module(active high enable) ............................ 14
Figure 5-5 - SPI CPOL CPHA Function............................................................................................ 16
Figure 5-6 SPI Slave block diagram............................................................................................... 16
Figure 5-7 SPI Slave SS gated by Enumeration............................................................................... 17
Figure 5-8 SPI Master block diagram............................................................................................. 18
Figure 5-9 Typical SPI Master Timing ............................................................................................ 19
Figure 8.1 Application Example showing USB to GPIO Converter....................................................... 24
Figure 8.2 Application Example showing USB to UART Converter ...................................................... 25
Figure 8.3 Application Example showing USB to PWM Converter ....................................................... 26
Figure 8.4 Application Example showing USB to I2C (Master) Converter............................................. 27
Figure 8.5 Application Example showing USB to SPI (Slave) Converter .............................................. 28
Figure 8.6 Application Example showing USB to SPI (Master) Converter ............................................ 29
Figure 9-1 QFN Package Markings................................................................................................. 30
Figure 9-2 LQFP Package Markings................................................................................................ 31
Figure 9-3 QFN-32 Package Dimensions ........................................................................................ 32
Figure 9-4 LQFP-32 Package Dimensions ....................................................................................... 33
Figure 9-5 All packages Reflow Solder Profile ................................................................................. 34
List of Tables
Table 3.1 Power and Ground ..........................................................................................................6
Table 3.2 Common Function pins....................................................................................................7
Table 3.3 Interface Pins.................................................................................................................8
Table 3.4 CBUS Configuration Control .............................................................................................8
Table 3.5 I/O Configuration............................................................................................................9
Table 4.1 I/O Peripherals Signal Names......................................................................................... 11
Table 4.2 Default Descriptor Strings.............................................................................................. 11
Table 5.1 UART Interface............................................................................................................ 13
Table 5.2 SPI Signal Names ....................................................................................................... 15
Table 5.3 - Clock Phase/Polarity Modes....................................................................................... 16
Table 5.4 Data and Control Bus Signal Mode Options - SPI Slave Interface ...................................... 17
Table 5.5 SPI Master Signal Names............................................................................................... 18
Table 5.6 SPI Master Timing........................................................................................................ 19
Table 6.1 Error Detection............................................................................................................ 20
Table 7.1 Absolute Maximum Ratings .......................................................................................... 21
Table 7.2 Operating Voltage and Current ....................................................................................... 22
Copyright © 2013 Future Technology Devices International Limited
38
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
