欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS_FT313H 参数 Datasheet PDF下载

DS_FT313H图片预览
型号: DS_FT313H
PDF下载: 下载PDF文件 查看货源
内容描述: 该FT313H是一个高速通用串行总线( USB )主机控制器,通用串行总线规范2.0版兼容,并支持高达480M bit / s的数据传输速度。 [The FT313H is a Hi-Speed Universal Serial Bus (USB) Host Controller compatible with Universal Serial Bus Specification Rev 2.0 and supports data transfer speeds of up to 480M bit/s.]
分类和应用: 数据传输控制器
文件页数/大小: 64 页 / 1588 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号DS_FT313H的Datasheet PDF文件第1页浏览型号DS_FT313H的Datasheet PDF文件第2页浏览型号DS_FT313H的Datasheet PDF文件第3页浏览型号DS_FT313H的Datasheet PDF文件第5页浏览型号DS_FT313H的Datasheet PDF文件第6页浏览型号DS_FT313H的Datasheet PDF文件第7页浏览型号DS_FT313H的Datasheet PDF文件第8页浏览型号DS_FT313H的Datasheet PDF文件第9页  
Document No.: FT_000589  
FT313H USB2.0 HS Host Controller Datasheet Version 1.1  
Clearance No.: FTDI# 318  
Table of Contents  
1
Typical Applications...................................................................... 2  
1.1 Part Numbers...................................................................................... 2  
1.2 USB Compliant.................................................................................... 2  
FT313H Block Diagram ................................................................. 3  
Device Pin Out and Signal Description.......................................... 7  
3.1 Pin Out 64pin QFN ........................................................................... 7  
3.2 Pin Out 64pin LQFP.......................................................................... 8  
3.3 Pin Out 64pin TQFP.......................................................................... 9  
3.4 Pin Description ................................................................................. 10  
Function Description................................................................... 14  
4.1 Microcontroller Bus Interface ........................................................... 14  
4.2 SRAM bus interface mode ................................................................. 15  
4.3 NOR bus interface mode ................................................................... 16  
4.4 General multiplex bus interface mode .............................................. 16  
4.5 Interface mode lock.......................................................................... 16  
4.6 DMA controller.................................................................................. 16  
4.7 EHCI host controller ......................................................................... 17  
2
3
4
4.8 System clock..................................................................................... 17  
4.8.1 Phase Locked Loop (PLL) clock multiplier ...................................................................... 17  
4.9 Power management.......................................................................... 18  
4.9.1 Power up and reset sequence...................................................................................... 18  
4.9.2 Power supply............................................................................................................. 18  
4.9.3 ATX reference voltage ................................................................................................ 18  
4.9.4 Power modes ............................................................................................................ 18  
4.10  
BCD mode ...................................................................................... 19  
5
Host controller specific registers................................................ 20  
5.1 Overview of registers ....................................................................... 20  
5.2 EHCI operational registers................................................................ 21  
5.2.1 HCCAPLENGTH register (address = 00h)....................................................................... 21  
5.2.2 HCSPARAMS register (address = 04h).......................................................................... 21  
5.2.3 HCCPARAMS register (address = 08h).......................................................................... 22  
5.2.4 USBCMD register (address = 10h) ............................................................................... 22  
5.2.5 USBSTS register (address = 14h) ................................................................................ 24  
5.2.6 USBINTR register (address = 18h)............................................................................... 25  
5.2.7 FRINDEX register (address = 1Ch)............................................................................... 26  
5.2.8 PERIODICLISTADDR register (address = 24h) ............................................................... 26  
5.2.9 ASYNCLISTADDR register (address = 28h).................................................................... 26  
Copyright © 2012 Future Technology Devices International Limited  
4
 复制成功!