欢迎访问ic37.com |
会员登录 免费注册
发布采购

R854H8B-6 参数 Datasheet PDF下载

R854H8B-6图片预览
型号: R854H8B-6
PDF下载: 下载PDF文件 查看货源
内容描述: 2 “×4”系列开关4极滤波器 [2" x 4" Range Switch 4-Pole Filters]
分类和应用: 开关
文件页数/大小: 13 页 / 436 K
品牌: FREQUENCYDEVICES [ FREQUENCY DEVICES, INC. ]
 浏览型号R854H8B-6的Datasheet PDF文件第1页浏览型号R854H8B-6的Datasheet PDF文件第3页浏览型号R854H8B-6的Datasheet PDF文件第4页浏览型号R854H8B-6的Datasheet PDF文件第5页浏览型号R854H8B-6的Datasheet PDF文件第6页浏览型号R854H8B-6的Datasheet PDF文件第7页浏览型号R854H8B-6的Datasheet PDF文件第8页浏览型号R854H8B-6的Datasheet PDF文件第9页  
R854 Series  
Range Switch  
Digital Tuning &  
8-Bit Programmable Filters  
Control Characteristics  
Pin-Out Key  
Digital Tuning Characteristics  
IN  
Analog Input Signal  
D7 Tuning Bit 7 (MSB)  
D6 Tuning Bit 6  
D5 Tuning Bit 5  
D4 Tuning Bit 4  
D3 Tuning Bit 3  
D2 Tuning Bit 2  
D1 Tuning Bit 1  
D0 Tuning Bit 0 (LSB)  
The digital tuning interface circuits are two 4042 quad CMOS  
latches which accept the following CMOS-compatible inputs:  
eight tuning bits (D0 - D7), a range selection bit (R), a latch  
strobe bit (C), and a transition polarity bit (P).  
OUT Analog Output Signal  
GND Power and Signal Return  
"P"  
"C"  
+Vs Supply Voltage, Positive  
-Vs Supply Voltage, Negative  
Os  
R
OUT +Vs  
Transition Polarity Bit  
Tuning Strobe Bit  
Filter tuning follows the tuning equation given below:  
7
6
5
4
3
4
3
fc = ( fmax/256 ) [ 1 + D7 x 2 + D6 x 2 + D5 x 2 + D x 2 + D x 2  
Optional Offset Adjustment  
Range Switch Adjustment  
-Vs  
+ D2 x 22 + D1 x 21 + D0 x 20 ]  
R
where D1 - D7 = "0" or "1", and  
fmax = Maximum tuning frequency;  
fc = corner frequency;  
D7  
D6  
D5  
D4  
R = 0, Maximum low range  
R = 1, Maximum  
Minimum tunable frequency = fmax/256 (D0 thru D7 = 0);  
Minimum frequency step (Resolution) = fmax/256  
GND  
D3  
D2  
D1  
D0  
Data Control Specifications  
Data Control Lines  
Functions  
Latch Strobe (C)  
IN Os4  
P
C
Transition Polarity (P)  
Bottom View  
Data Control Modes  
Mode 1  
Bit  
MSB ---  
---  
---  
---  
---  
---  
LSB  
P = 0; C = 0 frequency follows input codes  
Weight  
P = 0; C = 0frequency latched on rising edge  
27  
26  
25  
24  
23  
22  
21  
20  
fc  
Mode 2  
P = 1; C = 1 frequency follows input codes  
Corner  
Frequency  
P = 1; C = 1frequency latched on falling edge  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Input Data Levels  
Input Voltage (Vs = 15 Vdc)  
Low Level In  
High Level In  
Input Current  
High Level In  
Low Level In  
(CMOS Logic)  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
0
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
fmax/256  
fmax/128  
fmax/64  
fmax/32  
fmax/16  
fmax/8  
0 Vdc min.  
11 Vdc min.  
4 Vdc max.  
15 Vdc max.  
- 10 -5 mA typ. -1 mA max.  
+10 -5 mA typ. +1 mA max.  
Input Capacitance  
Latch Response  
5 pF typ  
7.5 pF max.  
Data Set Up Time1 25 nS  
Data Hold Time2  
50 nS  
fmax/4  
Strobe Pulse Width 80 nS min.  
Input Data Format  
Positive Logic  
Frequency Select Bits  
fmax/2  
Logic "1" = +Vs  
Logic "0" = Gnd  
(Binary-Coded)  
1
fmax  
Bit Weighting  
Notes:  
D0  
D7  
LSB (least significant bit)  
MSB (most significant bit)  
256 : 1, Binary Weighted  
1.Frequency data must be present before occurrence of strobe edge.  
2.Frequency data must be present after occurrence of strobe edge.  
Frequency Range  
2
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176  
e-mail: sales@freqdev.com • Web Address: http://www.freqdev.com