欢迎访问ic37.com |
会员登录 免费注册
发布采购

858L8D60-3 参数 Datasheet PDF下载

858L8D60-3图片预览
型号: 858L8D60-3
PDF下载: 下载PDF文件 查看货源
内容描述: 2 “×4”的8极点滤波器 [2" x 4" 8-Pole Filters]
分类和应用:
文件页数/大小: 19 页 / 514 K
品牌: FREQUENCYDEVICES [ FREQUENCY DEVICES, INC. ]
 浏览型号858L8D60-3的Datasheet PDF文件第1页浏览型号858L8D60-3的Datasheet PDF文件第3页浏览型号858L8D60-3的Datasheet PDF文件第4页浏览型号858L8D60-3的Datasheet PDF文件第5页浏览型号858L8D60-3的Datasheet PDF文件第6页浏览型号858L8D60-3的Datasheet PDF文件第7页浏览型号858L8D60-3的Datasheet PDF文件第8页浏览型号858L8D60-3的Datasheet PDF文件第9页  
858 Series  
Digital Tuning &  
8-Bit Programmable Filters  
Control Characteristics  
Pin-Out Key  
Digital Tuning Characteristics  
IN  
Analog Input Signal  
D7 Tuning Bit 7 (MSB)  
D6 Tuning Bit 6  
D5 Tuning Bit 5  
D4 Tuning Bit 4  
D3 Tuning Bit 3  
D2 Tuning Bit 2  
D1 Tuning Bit 1  
D0 Tuning Bit 0 (LSB)  
The digital tuning interface circuits are two 4042 quad CMOS  
latches which accept the following CMOS-compatible inputs:  
eight tuning bits (D0 - D7), a latch strobe bit (C), and a transition  
polarity bit (P).  
OUT Analog Output Signal  
GND Power and Signal Return  
“P”  
“C”  
+Vs Supply Voltage, Positive  
-Vs Supply Voltage, Negative  
Os  
Transition Polarity Bit  
Tuning Strobe Bit  
Filter tuning follows the tuning equation given below:  
fc = ( fmax/256 ) [ 1 + D7 x 27 + D6 x 26 + D5 x 25 + D4 x 24 + D3 x  
23 + D2 x 22 + D1 x 21 + D0 x 20 ]  
Offset Adjustment  
where D1 - D7 = "0" or "1", and  
OUT +Vs  
-Vs  
fmax = Maximum tuning frequency;  
fc = corner frequency;  
D7  
D6  
D5  
Minimum tunable frequency = fmax/256 (D0 thru D7 = 0);  
Minimum frequency step (Resolution) = fmax/256  
D4  
GND  
D3  
D2  
D1  
D0  
Data Input Specifications  
Data Control Lines  
Functions  
Latch Strobe (C)  
Transition Polarity (P)  
Data Control Modes  
IN Os  
P
C
Bottom View  
Mode 1  
P = 0; C = 0 frequency follows input codes  
P = 0; C = 0frequency latched on rising edge  
Mode 2  
P = 1; C = 1 frequency follows input codes  
P = 1; C = 1frequency latched on falling edge  
MSB ---  
---  
---  
---  
---  
---  
LSB  
Bit  
Weight  
27  
26  
25  
24  
23  
22  
21  
20  
fc  
Input Data Levels  
(CMOS Logic)  
Corner  
Frequency  
Input Voltage (Vs = 15 Vdc)  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Low Level In  
High Level In  
0 Vdc min.  
4 Vdc max.  
15 Vdc max.  
11 Vdc min.  
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
0
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
fmax/256  
fmax/128  
fmax/64  
fmax/32  
fmax/16  
fmax/8  
Input Current  
High Level In  
Low Level In  
- 10 -5 mA typ.  
+10 -5 mA typ.  
-1 mA max..  
+1 mA max.  
Input Capacitance  
Input Data Format  
Positive Logic  
5 pF typ  
7.5 pF max.  
Frequency Select Bits  
Logic "1" = +Vs  
Logic "0" = Gnd  
Bit Weighting  
D0  
D7  
(Binary-Coded)  
LSB (least significant bit)  
MSB (most significant bit)  
fmax/4  
fmax/2  
Frequency Range  
256 : 1, Binary Weighted  
Notes:  
fmax  
1. Frequency data must be present before occurrence of strobe edge.  
2. Frequency data must be present after occurrence of strobe edge.  
2
1784 Chessie Lane, Ottawa, IL 61350 • Tel: 800/252-7074, 815/434-7800 • FAX: 815/434-8176  
e-mail: sales@freqdev.com • Web Address: http://www.freqdev.com  
 复制成功!