欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC11P1CFN3 参数 Datasheet PDF下载

MC68HC11P1CFN3图片预览
型号: MC68HC11P1CFN3
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 268 页 / 2323 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC11P1CFN3的Datasheet PDF文件第126页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第127页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第128页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第129页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第131页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第132页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第133页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第134页  
Freescale Semiconductor, Inc.  
Serial Peripheral Interface (SPI)  
master device, select the clock rate. In a slave device, SPR[1:0] have no  
effect on the operation of the SPI.  
7.5.4 Slave select  
The slave select SS input of a slave device must be externally asserted  
before a master device can exchange data with the slave device. SS  
must be low before data transactions begin and must stay low for the  
duration of the transaction.  
The SS line of the master must be held high. If it goes low, a mode fault  
error flag (MODF) is set in the serial peripheral status register (SPSR).  
To disable the mode fault circuit, write a one in bit 5 of the port D data  
direction register. This sets the SS pin to act as a general-purpose  
output, rather than a dedicated input to the slave select circuit, thus  
inhibiting the mode fault flag. The other three lines are dedicated to the  
SPI whenever the serial peripheral interface is on.  
The state of the master and slave CPHA bits affects the operation of SS.  
CPHA settings should be identical for master and slave. When CPHA =  
0, the shift clock is the OR of SS with SCK. In this clock phase mode, SS  
must go high between successive characters in an SPI message. When  
CPHA = 1, SS can be left low between successive SPI characters. In  
cases where there is only one SPI slave MCU, its SS line can be tied to  
VSS as long as only CPHA = 1 clock mode is used.  
7.6 SPI system errors  
Two kinds of system errors can be detected by the SPI system. The first  
type of error arises in a multiple-master system when more than one SPI  
device simultaneously tries to be a master. This error is called a mode  
fault. The second type of error, write collision, indicates that an attempt  
was made to write data to the SPDR while a transfer was in progress.  
When the SPI system is configured as a master and the SS input line  
goes to active low, a mode fault error has occurred — usually because  
Technical Data  
MC68HC11P2 — Rev 1.0  
Serial Peripheral Interface (SPI)  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!