欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第77页浏览型号68HC912DG128PV8的Datasheet PDF文件第78页浏览型号68HC912DG128PV8的Datasheet PDF文件第79页浏览型号68HC912DG128PV8的Datasheet PDF文件第80页浏览型号68HC912DG128PV8的Datasheet PDF文件第82页浏览型号68HC912DG128PV8的Datasheet PDF文件第83页浏览型号68HC912DG128PV8的Datasheet PDF文件第84页浏览型号68HC912DG128PV8的Datasheet PDF文件第85页  
Freescale Semiconductor, Inc.  
Operating Modes  
Internal Resource Mapping  
EBSWAI — External Bus Module Stop in Wait Control  
This bit controls access to the external bus interface when in wait  
mode. The module will delay before shutting down in wait mode to  
allow for final bus activity to complete.  
0 = External bus and registers continue functioning during wait  
mode.  
1 = External bus is shut down during wait mode.  
Normal modes: write anytime; special modes: write never. Read  
anytime.  
EMK — Emulate Port K  
In single-chip mode PORTK and DDRK are always in the map  
regardless of the state of this bit.  
0 = Port K and DDRK registers are in the memory map. Memory  
expansion emulation is disabled and all pins are general  
purpose I/O.  
1 = In expanded or peripheral mode, PORTK and DDRK are  
removed from the internal memory map. Removing these  
registers from the map allows the user to emulate the function  
of these registers externally.  
Normal modes: write once; special modes: write anytime EXCEPT  
the first time. Read anytime.  
5.5 Internal Resource Mapping  
The internal register block, RAM, and EEPROM have default locations  
within the 64K byte standard address space but may be reassigned to  
other locations during program execution by setting bits in mapping  
registers INITRG, INITRM, and INITEE. During normal operating modes  
these registers can be written once. It is advisable to explicitly establish  
these resource locations during the initialization phase of program  
execution, even if default values are chosen, in order to protect the  
registers from inadvertent modification later.  
Writes to the mapping registers go into effect between the cycle that  
follows the write and the cycle after that. To assure that there are no  
MC68HC912DG128 — Rev 3.0  
Technical Data  
Operating Modes  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!