欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第255页浏览型号68HC912DG128PV8的Datasheet PDF文件第256页浏览型号68HC912DG128PV8的Datasheet PDF文件第257页浏览型号68HC912DG128PV8的Datasheet PDF文件第258页浏览型号68HC912DG128PV8的Datasheet PDF文件第260页浏览型号68HC912DG128PV8的Datasheet PDF文件第261页浏览型号68HC912DG128PV8的Datasheet PDF文件第262页浏览型号68HC912DG128PV8的Datasheet PDF文件第263页  
Freescale Semiconductor, Inc.  
Multiple Serial Interface  
Serial Communication Interface (SCI)  
OR — Overrun Error Flag  
New byte is ready to be transferred from the receive shift register to  
the receive data register and the receive data register is already full  
(RDRF bit is set). Data transfer is inhibited until this bit is cleared.  
0 = No overrun  
1 = Overrun detected  
NF — Noise Error Flag  
Set during the same cycle as the RDRF bit but not set in the case of  
an overrun (OR).  
0 = Unanimous decision  
1 = Noise on a valid start bit, any of the data bits, or on the stop bit  
FE — Framing Error Flag  
Set when a zero is detected where a stop bit was expected. Clear the  
FE flag by reading SCxSR1 with FE set and then reading SCxDR.  
0 = Stop bit detected  
1 = Zero detected rather than a stop bit  
PF — Parity Error Flag  
Indicates if received data’s parity matches parity bit. This feature is  
active only when parity is enabled. The type of parity tested for is  
determined by the PT (parity type) bit in SCxCR1.  
0 = Parity correct  
1 = Incorrect parity detected  
MC68HC912DG128 — Rev 3.0  
Technical Data  
Multiple Serial Interface  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!