欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705JJ7_1 参数 Datasheet PDF下载

68HC705JJ7_1图片预览
型号: 68HC705JJ7_1
PDF下载: 下载PDF文件 查看货源
内容描述: 常规版本规格 [General Release Specification]
分类和应用:
文件页数/大小: 230 页 / 5548 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705JJ7_1的Datasheet PDF文件第135页浏览型号68HC705JJ7_1的Datasheet PDF文件第136页浏览型号68HC705JJ7_1的Datasheet PDF文件第137页浏览型号68HC705JJ7_1的Datasheet PDF文件第138页浏览型号68HC705JJ7_1的Datasheet PDF文件第140页浏览型号68HC705JJ7_1的Datasheet PDF文件第141页浏览型号68HC705JJ7_1的Datasheet PDF文件第142页浏览型号68HC705JJ7_1的Datasheet PDF文件第143页  
Freescale Semiconductor, Inc.  
Simple Serial Interface  
SIOP Signal Format  
9.3 SIOP Sig na l Form a t  
The SIOP subsystem can be software configured for master or slave  
operation. No external mode selection inputs are available (for instance,  
no slave select pin).  
9.3.1 Se ria l Cloc k (SCK)  
The state of the SCK output remains a fixed logic level during idle  
periods between data transfers. The edges of SCK indicate the  
beginning of each output data transfer and latch any incoming data  
received. The first bit of transmitted data is output from the SDO pin on  
the first falling edge of SCK. The first bit of received data is accepted at  
the SDI pin on the first rising edge of SCK after the first falling edge. The  
transfer is terminated upon the eighth rising edge of SCK.  
The idle state of the SCK is determined by the state of the CPHA bit in  
the SCR. When the CPHA is clear, SCK will remain idle at a logical one  
as shown in Figure 9-2. When the CPHA is set, SCK will remain idle at  
a logical zero as shown in Figure 9-3. In both cases, the SDO changes  
data on the falling edge of the SCK, and the SDI latches data in on the  
rising edge of SCK.  
The master and slave modes of operation differ only in the means of  
sourcing the SCK. In master mode, SCK is driven from an internal  
source within the MCU. In slave mode, SCK is driven from a source  
external to the MCU. The SCK frequency is based on one of four  
divisions of the oscillator clock that is selected by the SPR0 and SPR1  
bits in the SCR.  
BIT 1  
BIT 2  
BIT 3  
BIT 4  
BIT 5  
BIT 6  
BIT 7  
BIT 8  
SDO  
SCK  
(IDLE = 1)  
(CPHA = 0)  
100 ns  
100 ns  
SDI  
BIT 1  
BIT 2  
BIT 3  
BIT 4  
BIT 5  
BIT 6  
BIT 7  
BIT 8  
Figure 9-2. SIOP Timing Diagram (CPHA = 0)  
MC68HC705JJ7/MC68HC705JP7 Rev. 3.0  
General Release Specification  
Simple Serial Interface  
For More Information On This Product,  
Go to: www.freescale.com  
 
 复制成功!