欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705BD7 参数 Datasheet PDF下载

68HC705BD7图片预览
型号: 68HC705BD7
PDF下载: 下载PDF文件 查看货源
内容描述: 规范2.0版(通用版) [SPECIFICATION REV 2.0 (General Release)]
分类和应用:
文件页数/大小: 85 页 / 676 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705BD7的Datasheet PDF文件第7页浏览型号68HC705BD7的Datasheet PDF文件第8页浏览型号68HC705BD7的Datasheet PDF文件第9页浏览型号68HC705BD7的Datasheet PDF文件第10页浏览型号68HC705BD7的Datasheet PDF文件第12页浏览型号68HC705BD7的Datasheet PDF文件第13页浏览型号68HC705BD7的Datasheet PDF文件第14页浏览型号68HC705BD7的Datasheet PDF文件第15页  
Freescale Semiconductor, Inc.  
MC68HC05BD7 Rev. 2.0  
GENERAL RELEASE SPECIFICATION  
SECTION 1  
GENERAL DESCRIPTION  
The MC68HC05BD7 HCMOS microcontroller is a member of the M68HC05 Family of low-  
cost single-chip microcontrollers. It is particularly suitable as multi-sync computer monitor  
controller. This 8-bit microcontroller unit (MCU) contains an on-chip oscillator, CPU, RAM,  
ROM, DDC12AB module, parallel I/O, Pulse Width Modulator, Multi-Function Timer, 6-bit  
ADC, and SYNC Processor.  
1.1  
Features  
1.1.1  
Hardware Features  
• HC05 Core  
• Low cost, HCMOS technology  
• 40-pin DIP and 42-pin SDIP packages  
• 256 Bytes of RAM for HC05BD2  
• 384 Bytes of RAM for HC05BD7HC705BD7  
• 5.75K-Bytes of User ROM for HC05BD2  
• 11.75K-Bytes of User ROM for HC05BD7  
• 11.5K-Bytes of User EPROM for HC705BD7  
• 26 Bidirectional I/O lines: 14 dedicated and 12 multiplexed I/O lines. 4 of  
the 14 dedicated I/O lines and 6 of the 12 multiplexed I/O lines have max.  
+12V or +5V open-drain output buffers  
• 16 x 8-bit PWM channels: Two 8-bit PWM channels have +12V open-  
drain outputs: 8 dedicated 8-bit PWM channels have +5V open-drain  
output options  
• 6-bit ADC with 4 selectable input channels  
• Multi-Function Timer (MFT) with Periodic Interrupt  
• Sync Signal Processor module for processing horizontal, vertical,  
composite, and SOG SYNC signals; frequency counting; polarity  
detection; polarity controlled HSYNO and VSYNO or extracted VSYNC  
outputs, and CLAMP pulse output  
2 ††  
• DDC12AB module contains DDC1 hardware and multi-master I C  
hardware for DDC2AB protocol  
• Software maskable Edge-Sensitive or Edge and Level-Sensitive External  
Interrupt  
DDC is a standard defined by VESA.  
†† 2  
I C-bus is a proprietary Philips interface bus.  
SECTION 1: GENERAL DESCRIPTION  
Page 1  
For More Information On This Product,  
Go to: www.freescale.com