欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F84441VLF 参数 Datasheet PDF下载

56F84441VLF图片预览
型号: 56F84441VLF
PDF下载: 下载PDF文件 查看货源
内容描述: MC56F844xx进展 [MC56F844xx Advance]
分类和应用:
文件页数/大小: 67 页 / 988 K
品牌: FREESCALE [ Freescale ]
 浏览型号56F84441VLF的Datasheet PDF文件第25页浏览型号56F84441VLF的Datasheet PDF文件第26页浏览型号56F84441VLF的Datasheet PDF文件第27页浏览型号56F84441VLF的Datasheet PDF文件第28页浏览型号56F84441VLF的Datasheet PDF文件第30页浏览型号56F84441VLF的Datasheet PDF文件第31页浏览型号56F84441VLF的Datasheet PDF文件第32页浏览型号56F84441VLF的Datasheet PDF文件第33页  
General  
7.3.5 Power consumption operating behaviors  
Table 9. Current Consumption  
Mode  
Maximum Conditions  
Frequency  
Typical at 3.3 V, Maximum at 3.6  
25°C  
V, 105°C  
1
1
IDD  
TBD  
IDDA  
IDD  
IDDA  
RUN  
60 MHz  
• 60 MHz Device Clock  
TBD  
TBD  
TBD  
• Regulators are in full regulation  
• Relaxation Oscillator on  
• PLL powered on  
• Continuous MAC instructions with fetches from  
Program Flash  
• All peripheral modules enabled.  
• TMRs and SCIs using 1X Clock  
• NanoEdge within PWMA using 2X clock  
• ADC/DAC powered on and clocked at 5 MHz2  
• Comparator powered on  
WAIT  
60 MHz  
• 60 MHz Device Clock  
TBD  
TBD  
TBD  
TBD  
• Regulators are in full regulation  
• Relaxation Oscillator on  
• PLL powered on  
• Processor Core in WAIT state  
• All Peripheral modules enabled.  
• TMRs and SCIs using 1X Clock  
• NanoEdge within PWMA using 2X clock  
• ADC/DAC/Comparator powered off  
STOP  
4 MHz  
2 MHz  
• 4 MHz Device Clock  
• Regulators are in full regulation  
• Relaxation Oscillator on  
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
• PLL powered off  
• Processor Core in STOP state  
• All peripheral module and core clocks are off  
• ADC/DAC/Comparator powered off  
LPRUN  
(LsRUN)  
• 200 kHz Device Clock from Relaxation Oscillator  
(ROSC)  
• ROSC in standby mode  
• Regulators are in standby  
• PLL disabled  
• Repeat NOP instructions  
• All peripheral modules enabled, except NanoEdge  
and cyclic ADCs3  
• Simple loop with running from platform instruction  
buffer  
LPWAIT  
(LsWAIT)  
2 MHz  
• 200 kHz Device Clock from Relaxation Oscillator  
(ROSC)  
TBD  
TBD  
TBD  
TBD  
• ROSC in standby mode  
• Regulators are in standby  
• PLL disabled  
• All peripheral modules enabled, except NanoEdge  
and cyclic ADCs3  
• Processor core in wait mode  
Table continues on the next page...  
MC56F844xx Advance Information Data Sheet, Rev. 2, 06/2012.  
Freescale Semiconductor, Inc.  
29  
Preliminary  
General Business Information  
 复制成功!