欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F8355_09 参数 Datasheet PDF下载

56F8355_09图片预览
型号: 56F8355_09
PDF下载: 下载PDF文件 查看货源
内容描述: 16位数字信号控制器 [16-Bit Digital Signal Controllers]
分类和应用: 控制器
文件页数/大小: 172 页 / 1070 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号56F8355_09的Datasheet PDF文件第1页浏览型号56F8355_09的Datasheet PDF文件第2页浏览型号56F8355_09的Datasheet PDF文件第3页浏览型号56F8355_09的Datasheet PDF文件第5页浏览型号56F8355_09的Datasheet PDF文件第6页浏览型号56F8355_09的Datasheet PDF文件第7页浏览型号56F8355_09的Datasheet PDF文件第8页浏览型号56F8355_09的Datasheet PDF文件第9页  
56F8355/56F8155 General Description
Note:
Features in italics are NOT available in the 56F8155 device.
• Up to 60 MIPS at 60MHz core frequency
• DSP and MCU functionality in a unified,
C-efficient architecture
• 256KB Program Flash
• 4KB Program RAM
• 8KB Data Flash
• 16KB Data RAM
• 16KB Boot Flash
• Up to two 6-channel PWM modules
• Four 4-channel, 12-bit ADCs
• Temperature Sensor
RSTO
RESET
6
3
4
6
3
4
4
4
5
4
4
PWM Outputs
Current Sense Inputs
or
GPIOC
Fault Inputs
PWM Outputs
Current Sense Inputs
or GPIOD
Fault Inputs
Program Controller
and Hardware
Looping Unit
• Up to two Quadrature Decoders
• FlexCAN module
• Two Serial Communication Interfaces (SCIs)
• Up to two Serial Peripheral Interface (SPIs)
• Up to four general purpose Quad Timers
• Computer Operating Properly (COP)/Watchdog
• JTAG/Enhanced On-Chip Emulation (OnCE™) for
unobtrusive, real-time debugging
• Up to 49 GPIO lines
• 128-pin LQFP Package
5
JTAG/
EOnCE
Port
V
PP
2
V
CAP
4
OCR_DIS
V
DD
V
SS
7
5
Digital Reg
V
DDA
2
V
SSA
PWMA
Analog Reg
16-Bit
56800E Core
Low Voltage
Supervisor
Bit
Manipulation
Unit
PWMB
Address
Generation Unit
Data ALU
16 x 16 + 36 -> 36-Bit MAC
Three 16-bit Input Registers
Four 36-bit Accumulators
AD0
AD1
VREF
ADCA
PAB
PDB
CDBR
CDBW
Memory
ADCB
Program Memory
128K x 16 Flash
2K x 16 RAM
Boot ROM
8K x 16 Flash
Data Memory
4K x 16 Flash
8K x 16 RAM
AD0
AD1
XDB2
XAB1
XAB2
PAB
PDB
CDBR
CDBW
R/W Control
*
External
Address Bus
Switch
6
5
A8-13 or GPIOA0-5
GPIOB0-4 or A16-20
Temp_Sense
4
Quadrature
Decoder 0 or
Quad
Timer A or
GPIOC
Quadrature
Decoder 1 or
Quad
Timer B or
SPI1 or
GPIOC
Quad Timer C
or GPIOE
Quad Timer D
or
GPIOE
FlexCAN
System Bus
Control
*
External
Data
Bus Switch
*
Bus
Control
4
D7-10 or GPIOF0-3
6
IPBus Bridge (IPBB)
Peripheral
Device Selects
GPIOD0-5 or CS2-7
4
2
4
2
Decoding
Peripherals
RW
Control
IPAB
IPWDB
IPRDB
*
EMI not functional in
this package; use as
GPIO pins
Clock
resets
PLL
SPI0 or
GPIOE
4
SCI1 or
GPIOD
2
SCI0 or
GPIOE
2
COP/
Watchdog
Interrupt
Controller
P
System
O
Integration
R
Module
O
Clock
S
Generator
C
XTAL
EXTAL
IRQA
IRQB
CLKO
CLKMODE
56F8355/56F8155 Block Diagram
56F8355 Technical Data, Rev. 17
4
Freescale Semiconductor
Preliminary
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available
from Freescale for import or sale in the United States prior to September 2010: MC56F8357VVFE in 160 MAPBGA packages
External Bus
Interface Unit