56F805 General Description
•
•
•
•
Up to 40 MIPS at 80MHz core frequency
DSP and MCU functionality in a unified,
C-efficient architecture
Hardware DO and REP loops
MCU-friendly instruction set supports both DSP
and controller functions: MAC, bit manipulation
unit, 14 addressing modes
31.5K
×
16-bit words (64KB) Program Flash
512
×
16-bit words (1KB) Program RAM
4K
×
16-bit words (8KB) Data Flash
2K
×
16-bit words (4KB) Data RAM
2K
×
16-bit words (4KB) Boot Flash
Up to 64K
×
16-bit words (128KB) each of external
Program and Data memory
•
•
•
•
•
•
•
•
•
•
Two 6-channel PWM Modules
Two 4-channel, 12-bit ADCs
Two Quadrature Decoders
CAN 2.0 B Module
Two Serial Communication Interfaces (SCIs)
Serial Peripheral Interface (SPI)
Up to four General Purpose Quad Timers
JTAG/OnCE
TM
port for debugging
14 Dedicated and 18 Shared GPIO lines
144-pin LQFP Package
•
•
•
•
•
•
6
3
4
6
PWM Outputs
Current Sense Inputs
Fault Inputs
PWM Outputs
Current Sense Inputs
Fault Inputs
A/D1
A/D2
VREF
ADC
PWMA
RSTO
RESET
IRQA
EXTBOOT
IRQB
6
JTAG/
OnCE
Port
VPP
VCAPC V
DD
2
8
V
SS
8*
Digital Reg
Analog Reg
V
DDA
V
SSA
PWMB
Low Voltage
Supervisor
3
4
4
4
4
Quadrature
Decoder 0/
Quad Timer A
Quadrature
Decoder 1/
Quad B Timer
Quad Timer C
Interrupt
Controller
Program Controller
and
Hardware Looping Unit
Address
Generation
Unit
Data ALU
16 x 16 + 36
→
36-Bit MAC
Three 16-bit Input Registers
Two 36-bit Accumulators
Bit
Manipulation
Unit
4
2
4
2
2
Program Memory
32252 x 16 Flash
512 x 16 SRAM
Boot Flash
2048 x 16 Flash
Data Memory
4096 x 16 Flash
2048 x 16 SRAM
•
PAB
•
•
PDB
•
•
•
•
IPBB
CONTROLS
16
Quad Timer D
/ Alt Func
CAN 2.0A/B
SCI0
or
GPIO
SCI1
or
GPIO
SPI
or
GPIO
Dedicated
GPIO
XDB2
CGDB
XAB1
XAB2
16-Bit
56800
Core
PLL
CLKO
XTAL
EXTAL
Clock Gen
•
INTERRUPT
CONTROLS
16
COP/
Watchdog
COP RESET
MODULE CONTROLS
ADDRESS BUS [8:0]
DATA BUS [15:0]
2
4
14
Applica-
tion-Specific
Memory &
Peripherals
IPBus Bridge
(IPBB)
External
Bus
Interface
Unit
External
Address Bus
Switch
External
Data Bus
Switch
Bus
Control
A[00:05]
6
10
16
PS Select
DS Select
WR Enable
RD Enable
A[06:15] or
GPIO-E2:E3 &
GPIO-A0:A7
D[00:15]
56F805 Block Diagram
*
includes TCS pin which is reserved for factory use and is tied to VSS
56F805 Technical Data, Rev. 16
Freescale Semiconductor
3
FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
