Local Bus
10.2 Local Bus AC Electrical Specification
Table 38 and Table 39 describe the general timing parameters of the local bus interface of the
MPC8349EA.
Table 38. Local Bus General Timing Parameters—DLL On
Parameter
Symbol1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
7.5
1.5
2.2
1.0
1.0
1.5
3
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2
3, 4
3, 4
3, 4
3, 4
5
Input setup to local bus clock (except LUPWAIT)
LUPWAIT input setup to local bus clock
tLBIVKH1
tLBIVKH2
tLBIXKH1
tLBIXKH2
tLBOTOT1
tLBOTOT2
tLBOTOT3
tLBKHLR
tLBKHOV1
tLBKHOV2
tLBKHOV3
tLBKHOX1
tLBKHOX2
tLBKHOZ
—
Input hold from local bus clock (except LUPWAIT)
LUPWAIT Input hold from local bus clock
—
—
LALE output fall to LAD output transition (LATCH hold time)
LALE output fall to LAD output transition (LATCH hold time)
LALE output fall to LAD output transition (LATCH hold time)
Local bus clock to LALE rise
—
—
6
2.5
—
—
—
—
1
—
7
4.5
4.5
4.5
4.5
—
—
—
3
Local bus clock to output valid (except LAD/LDP and LALE)
Local bus clock to data valid for LAD/LDP
Local bus clock to address valid for LAD
3
Output hold from local bus clock (except LAD/LDP and LALE)
Output hold from local bus clock for LAD/LDP
Local bus clock to output high impedance for LAD/LDP
Notes:
3
1
—
3
—
3.8
8
1. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus timing (LB)
for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for clock one
(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the output
(O) going invalid (X) or output hold time.
2. All timings are in reference to the rising edge of LSYNC_IN.
3. All signals are measured from OVDD/2 of the rising edge of LSYNC_IN to 0.4 × OVDD of the signal in question for 3.3 V
signaling levels.
4. Input timings are measured at the pin.
5. tLBOTOT1 should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than
the load on the LAD output pins.
6. tLBOTOT2 should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the
load on the LAD output pins.
7. tLBOTOT3 should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD
output pins.
8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the
component pin is less than or equal to that of the leakage current specification.
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
36
Freescale Semiconductor
FREESCALE [ Freescale ]
