欢迎访问ic37.com |
会员登录 免费注册
发布采购

10XS3535 参数 Datasheet PDF下载

10XS3535图片预览
型号: 10XS3535
PDF下载: 下载PDF文件 查看货源
内容描述: 聪明的前角灯开关(三人间10MΩ和双35毫欧) [Smart Front Corner Light Switch (Triple 10 mΩ and Dual 35 mΩ)]
分类和应用: 开关
文件页数/大小: 43 页 / 1368 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号10XS3535的Datasheet PDF文件第1页浏览型号10XS3535的Datasheet PDF文件第2页浏览型号10XS3535的Datasheet PDF文件第4页浏览型号10XS3535的Datasheet PDF文件第5页浏览型号10XS3535的Datasheet PDF文件第6页浏览型号10XS3535的Datasheet PDF文件第7页浏览型号10XS3535的Datasheet PDF文件第8页浏览型号10XS3535的Datasheet PDF文件第9页  
PIN CONNECTIONS
PIN CONNECTIONS
FLASHER
FETOUT
CLOCK
SCLK
FOG
LIMP
VCC
RST
13 12 11 10
CP
GND
16
17
9
8
7
6
5
4
3
IGN
2
SO
CS
SI
24
14
GND
23
FETIN
1
CSNS
GND
22
OUT1
Definition
OUT5
18
15
VBAT
19
OUT4
20
OUT3
21
OUT2
Figure 3. 10XS3535 Pin Connections (Transparent Top View Of Package)
Table 1. 10XS3535 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on
Page 20.
Pin
Number
1
2
3
4
5
Pin Name
FETIN
IGN
RST
FLASHER
CLOCK
Pin Function
Input
Input
Input
Input
Input/Output
Formal Name
External FET Input
Ignition Input
(Active High)
Reset
Flasher Input
(Active High)
Clock Input
This pin is the current sense recopy of the external SMART MOSFET.
This input wakes the device. It also controls the Outputs 1 and 2 in case of Fail
mode activation. This pin has a passive internal pull-down.
This input wakes the device. It is also used to initialize the device configuration
and fault registers through SPI. This digital pin has a passive internal pull-down.
This input wakes the device. This pin has a passive internal pull-down.
This pin state depends on RST logic level.
As long as RST input pin is set to logic [0], this pin is pulled up in order to report
wake event. Otherwise, the PWM frequency and timing are generated from this
digital clock input by the PWM module.
This pin has a passive internal pull-down.
The Fail mode can be activated by this digital input. This pin has a passive
internal pull-down.
This input wakes the device. This pin has a passive internal pull-down.
When this digital signal is high, SPI signals are ignored. Asserting this pin low
starts a SPI transaction. The transaction is signaled as completed when this
signal returns high. This pin has a passive internal pull-up resistance.
This digital input pin is connected to the master microcontroller providing the
required bit shift clock for SPI communication. This pin has a passive internal
pull-down resistance.
6
7
8
LIMP
FOG
CS
Input
Input
Input
Limp Home Input
(Active High)
FOG Input (Active
high)
Chip Select
(Active Low)
SPI Clock Input
9
SCLK
Input
10XS3535
Analog Integrated Circuit Device Data
Freescale Semiconductor
3