欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81867D-I 参数 Datasheet PDF下载

F81867D-I图片预览
型号: F81867D-I
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART μSuper IO 128字节FIFO和省电功能 [6 UARTs μSuper IO With 128 Bytes FIFO and Power Saving Functions]
分类和应用: 先进先出芯片
文件页数/大小: 315 页 / 2394 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81867D-I的Datasheet PDF文件第96页浏览型号F81867D-I的Datasheet PDF文件第97页浏览型号F81867D-I的Datasheet PDF文件第98页浏览型号F81867D-I的Datasheet PDF文件第99页浏览型号F81867D-I的Datasheet PDF文件第101页浏览型号F81867D-I的Datasheet PDF文件第102页浏览型号F81867D-I的Datasheet PDF文件第103页浏览型号F81867D-I的Datasheet PDF文件第104页  
F81867  
c. Wake Up Event Block:  
Power Button  
V
External LAN  
V
PCH Internal LAN  
X
PS2 KB/Mouse  
V
SIO RI#  
X
RTC  
X
GPIO0x/1x  
V
Note:  
By pressing/triggering any of the above pin, the system could wake up from the sleep (S4/S5) DSW and G3’ mode.  
V: Supported.  
X: does not supported.  
6.8.3 Power Saving Controller (Fintek ERP Mode)  
The two pins, ERP_CTRL0# and ERP_CTRL1#, which control the standby power rail on/off to fulfill the  
purpose which decreases the power consumption when the system is in the sleep state or the soft-off state.  
These two pins connected to the external PMOSs and the defaults are high in the sleep state in order to cut  
off all the standby power rails to save the power consumption. If the system needs to support wake-up  
function, the two pins can be programmable to set which power rail to turn on. The programmable register is  
powered by the battery. So, the setting is kept even the AC power is lost when the register is set. At the power  
saving state (FINTEK calls it G3’ state), the F81867 consumes 5VSB power rail only to realize a low power  
consumption system.  
The register for setting this mode is at CR0A, index 0xEC [7:6]. When choose Fintek G3’ mode,  
ERP_CTRL0# & ERP_CTRL1# will enter S5. After entering S5 for 6.4s (default, the time is programmable),  
these two pins would send high level signal and then cut off all the power sources except ATX_5VSB (power  
consumption is about 15mW). In order to avoid the inrush current from ATX_5VSB, F81867 also provide the  
soft start circuits at these two pins. See the related register for the soft start circuit (CR0A, index 0xEC [4]).  
In sum, there are two blocks in this mode (Please refer to the application circuit for the HW schematic):  
a. EUP Control Block:  
ERP_CTRL0# and ERP_CTRL1# are low active signals to turn on/off 5VSB power source by P MOSFET.  
b. Wake Up Event Block via:  
Power Button  
V
External LAN  
V
PCH Internal LAN  
X
PS2 KB/Mouse  
V
SIO RI#  
V
RTC  
X
GPIO0x/1x  
V
Note:  
By pressing/triggering any of the above pin, the system could wake up from the sleep (S4/S5) DSW and G3’ mode.  
V: Supported.  
X: Does not supported.  
100  
Dec, 2011  
V0.12P  
 复制成功!