欢迎访问ic37.com |
会员登录 免费注册
发布采购

FTLX3811M333 参数 Datasheet PDF下载

FTLX3811M333图片预览
型号: FTLX3811M333
PDF下载: 下载PDF文件 查看货源
内容描述: 符合RoHS-6的10Gb / s DWDM 80公里多速率XFP光收发器 [RoHS-6 Compliant 10Gb/s DWDM 80km Multi-Rate XFP Optical Transceiver]
分类和应用: 光纤通信
文件页数/大小: 14 页 / 300 K
品牌: FINISAR [ FINISAR CORPORATION. ]
 浏览型号FTLX3811M333的Datasheet PDF文件第4页浏览型号FTLX3811M333的Datasheet PDF文件第5页浏览型号FTLX3811M333的Datasheet PDF文件第6页浏览型号FTLX3811M333的Datasheet PDF文件第7页浏览型号FTLX3811M333的Datasheet PDF文件第9页浏览型号FTLX3811M333的Datasheet PDF文件第10页浏览型号FTLX3811M333的Datasheet PDF文件第11页浏览型号FTLX3811M333的Datasheet PDF文件第12页  
FTLX3811M3 DWDM XFP Product Specification – September 2007  
F i n i s a r  
VIII. Digital Diagnostics Functions  
As defined by the XFP MSA1, Finisar XFP transceivers provide digital diagnostic  
functions via a 2-wire serial interface, which allows real-time access to the following  
operating parameters:  
Transceiver temperature  
Laser bias current  
Transmitted optical power  
Received optical power  
Transceiver supply voltage  
It also provides a sophisticated system of alarm and warning flags, which may be used to  
alert end-users when particular operating parameters are outside of a factory-set normal  
range.  
The operating and diagnostics information is monitored and reported by a Digital  
Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed  
through the 2-wire serial interface. When the serial protocol is activated, the serial clock  
signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP  
transceiver into those segments of its memory map that are not write-protected. The  
negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is  
bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to  
mark the start and end of serial protocol activation. The memories are organized as a  
series of 8-bit data words that can be addressed individually or sequentially. The 2-wire  
serial interface provides sequential or random access to the 8 bit parameters, addressed  
from 000h to the maximum address of the memory.  
For more detailed information, including memory map definitions, please see the XFP  
MSA documentation1.  
© Finisar Corporation 28-September-2007  
Rev B2  
Page 8