FTLX3815M3xx DWDM XFP Product Specification – Nov 2014
F i n i s a r
EEPROM (Table A0h) continued
93 5D
0
5
RESERVED
RESERVED
NA
NA
Masking bit for Wavelength Unlocked
Condition
Masking bit for TEC Fault
Masking bit for APD Supply Fault
RESERVED
Internally measured module temperature
Internally measured module temperature
Internally measured supply voltage in
transceiver
93 5D
93 5D
93 5D
94 5E
96 60
97 61
5
6
7
0
0
0
1
1
1
M- Wavelength Unlocked
M- TEC Fault
M- APD Supply Fault
FALSE
FALSE
FALSE
NA
0
0
0
0
0
NA
0
0
16 RESERVED
8
8
Temperature MSB
Temperature LSB
Vcc MSB
98 62
0
8
0
0
Internally measured supply voltage in
transceiver
Internally measured TX Bias Current
Internally measured TX Bias Current
Measured TX output power
Measured TX output power
Measured RX output power
Measured RX output power
99 63
100 64
101 65
102 66
103 67
104 68
105 69
0
0
0
0
0
0
0
8
8
8
8
8
8
8
Vcc LSB
TX Bias MSB
TX Bias LSB
TX Power MSB
TX Power LSB
RX Power MSB
RX Power LSB
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Auxiliary measurement 1 defined in Byte 222
Page 01h
Auxiliary measurement 1 defined in Byte 222
Page 01h
Auxiliary measurement 2 defined in Byte 222
Page 01h
Auxiliary measurement 2 defined in Byte 222
Page 01h
106 6A
107 6B
108 6C
109 6D
0
0
0
0
8
8
8
8
AUX 1 MSB
AUX 1 LSB
AUX 2 MSB
AUX 2 LSB
0
0
0
0
0
0
0
0
Indicates transceiver has achieved power up
and data is ready. Bit remains high until data
is ready to be read at which time the device
sets the bit low.
110 6E
0
1
Data_Not_Ready
0
0
Indicates Optical Loss of Signal (per relevant
optical link standard). Updated within
100msec of change on pin
Digital state of the Interrupt output pin
Read/write bit that allows the module to be
placed in the power down mode. This is
identical to the P_Down hardware pin
function except that it does not initiate a
system reset
Digital state of the P_Down Pin. Updated
within 100msec of change on pin
Digital state of the MOD_NR Pin. Updated
within 100msec of change on pin
110 6E
110 6E
1
2
1
1
LOS
Interrupt
FALSE
FALSE
0
0
110 6E
110 6E
110 6E
3
4
5
1
1
1
Soft P_Down
P_Down State
MOD_NR State
FALSE
FALSE
FALSE
0
0
0
Read/write bit that allows software disable
of laser. Writing '1' disables laser. Turn on/off
time is 100msec max from acknowledgement
of serial byte transmission. This bit is "OR"d
with the hard TX_DISABLE pin value. Note,
per SFP MSA TX_DISABLE pin is default
enabled unless pulled low by hardware. If
Soft TX Disable is not implemented, the
transceiver ignores the value of this bit.
Default power up value is 0.
Digital state of the TX Disable Input Pin.
Updated within 100msec of change on pin
RESERVED
Identifies Loss of Lock in RX path CDR
Identifies Not Ready condition as specific to
the TX path
110 6E
6
1
Soft TX Disable
0
0
0
0
110 6E
111 6F
111 6F
7
0
3
1
3
1
TX Disable State
RESERVED
RX_CDR not Locked
FALSE
FALSE
111 6F
111 6F
4
5
1
1
RX_NR State
TX_CDR not Locked
FALSE
FALSE
0
0
Identifies Loss of Lock in TX path CDR
Identifies Laser fault conditoin (Generated
by laser safety system)
111 6F
6
1
TX_Fault State
FALSE
0
Identifies Not Ready condition as specific to
the TX path
RESERVED
111 6F
112 70
7
0
1
TX_NR State
FALSE
NA
0
NA
48 RESERVED
Packet error checking not
118 76
118 76
119 77
123 7B
127 7F
0
1
0
0
0
1
7
Error Checking
RESERVED
Error Checking
RESERVED
Location of Entry of New Optional Password
Location for Entry of Optional Password
Entry Location for Table Select Byte
supported
NA
0
0
NA
00 00 00 00
00 00 00 00
1
32 New Password Entry
32 Password Entry
8
0
1
Table Select
Rev.: A04
Page 15 of 23
1174161
This document contains proprietary and confidential information to Finisar Corp. This document and the entire information
contained herein, and any other tangible representation thereof, is not to be copied, reproduced, duplicated, distributed, or
modified, in whole or in part, and/or used without the expressed written consent of Finisar Corp.
Printed copy may not be the latest revision please refer to Agile for current revision
FINISAR [ FINISAR CORPORATION. ]
