欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC81F4432Q 参数 Datasheet PDF下载

MC81F4432Q图片预览
型号: MC81F4432Q
PDF下载: 下载PDF文件 查看货源
内容描述: ABOV半导体的8位单芯片微控制器产品 [ABOV SEMICONDUCTOR 8-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 半导体微控制器
文件页数/大小: 198 页 / 4293 K
品牌: FINECHIPS [ FINECHIPS ]
 浏览型号MC81F4432Q的Datasheet PDF文件第91页浏览型号MC81F4432Q的Datasheet PDF文件第92页浏览型号MC81F4432Q的Datasheet PDF文件第93页浏览型号MC81F4432Q的Datasheet PDF文件第94页浏览型号MC81F4432Q的Datasheet PDF文件第96页浏览型号MC81F4432Q的Datasheet PDF文件第97页浏览型号MC81F4432Q的Datasheet PDF文件第98页浏览型号MC81F4432Q的Datasheet PDF文件第99页  
MC81F4432  
11.5 Multi Interrupt  
If two requests of different priority levels are received simultaneously, the request of higher priority  
level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal  
polling sequence determines by hardware which request is serviced. However, multiple processing  
through software for special features is possible. Generally when an interrupt is accepted, the I-flag is  
cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further  
interrupt can be serviced even if certain interrupt is in progress.  
In this example, the EXT1 interrupt can be  
serviced without any pending, even TIMER1 is in  
progress.  
Because of re-setting the interrupt enable  
registers IENH,IENL and master enable “EI” in  
the TIMER1 routine.  
Figure 11-4 Execution of Multi Interrupt  
October 19, 2009 Ver.1.35  
95