欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC81F4432Q 参数 Datasheet PDF下载

MC81F4432Q图片预览
型号: MC81F4432Q
PDF下载: 下载PDF文件 查看货源
内容描述: ABOV半导体的8位单芯片微控制器产品 [ABOV SEMICONDUCTOR 8-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 半导体微控制器
文件页数/大小: 198 页 / 4293 K
品牌: FINECHIPS [ FINECHIPS ]
 浏览型号MC81F4432Q的Datasheet PDF文件第32页浏览型号MC81F4432Q的Datasheet PDF文件第33页浏览型号MC81F4432Q的Datasheet PDF文件第34页浏览型号MC81F4432Q的Datasheet PDF文件第35页浏览型号MC81F4432Q的Datasheet PDF文件第37页浏览型号MC81F4432Q的Datasheet PDF文件第38页浏览型号MC81F4432Q的Datasheet PDF文件第39页浏览型号MC81F4432Q的Datasheet PDF文件第40页  
MC81F4x16  
7.9 LVR (Low Voltage Reset) Electrical Characteristics  
(T = - 40 C to + 85 C, V  
A
= 2.2 V to 5.5 V)  
DD  
Parameter  
Symbol Conditions  
Min  
2.2  
2.5  
2.7  
3.6  
Typ  
2.4  
2.7  
3.0  
4.0  
10  
Max  
2.6  
2.9  
3.3  
4.4  
100  
80  
Units  
LVR voltage  
VLVR  
V
Hysteresis voltage of LVR  
Current consumption  
V  
mV  
uA  
ILVR  
VDD = 3V  
45  
Note :  
1. The current of LVR circuit is consumed when LVR is enabled by “ROM Option”.  
16  
2. 2 /fx ( = 6.55 ms at fx = 10 MHz)  
7.10 UART Timing Characteristics  
(T = - 40 C to + 85 C, V  
A
= 2.2 V to 5.5 V)  
DD  
Parameter  
Symbol  
Min  
1250  
590  
Typ  
Max  
1650  
Units  
t
t
t
16  
Serial port clock cycle time  
SCK  
CPU  
t
13  
Output data setup to clock rising edge  
Clock rising edge to input data valid  
S1  
CPU  
t
590  
S2  
nS  
Output data hold after clock rising  
edge  
t
t
50  
t
CPU  
H1  
CPU  
t
Input data hold after clock rising edge  
Serial port clock High, Low level width  
0
H2  
t
t
t
8  
470  
970  
HIGH, LOW  
CPU  
tSCK  
tHIGH  
tLOW  
0.8 VDD  
0.2 VDD  
Figure 7-6 Waveform for UART Timing Characteristics  
October 19, 2009 Ver.1.35  
36  
 
 复制成功!