MC81F4x16
Initial Value
Addressing
Mode
Address
Register Name
Symbol
PUR1
R/W
7
0
0
6
0
0
5
0
0
4
0
0
3
0
0
2
0
0
1
0
0
0
0
0
00D6
00D7
R1 Port Pull-up Enable Register
R1 Port External Interrupt Register
R/W
R/W
Byte, bit
Byte, bit
EINT1
R1 Port External Interrupt Request
Register
00D8
ERQ1
R/W
–
–
–
–
0
0
0
0
Byte, bit
00D9
00DA
00DB
00DC
00DD
00DE
00DF
00E0
00E1
R2 Port Control High Register
R2 Port Control Low Register
R2 Port Pull-up Enable Register
R3 Port Control High Register
R3 Port Control Low Register
R4 Port Control High Register
R4 Port Control Low Register
R5 Port Control Register
R2CONH
R2CONL
PUR2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
–
1
1
1
1
–
1
1
0
–
0
0
0
0
–
0
0
0
0
0
1
1
1
–
1
1
0
0
1
0
0
0
–
0
0
0
0
1
1
1
1
–
1
1
0
0
0
0
0
0
–
0
0
0
0
1
1
1
1
0
1
1
0
0
1
0
0
0
0
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
R3CONH
R3CONL
R4CONH
R4CONL
R5CON
RPR
RAM Page Selection Register
Slave IIC Status And Control
Register
00E2
IICSCR
R/W
0
0
0
0
0
0
0
0
Byte, bit
00E3
00E4
00E5
00E6
00E7
00E8
00E9
00EA
00EB
00EC
00ED
00EE
00EF
Slave IIC Address Register
Slave IIC Data Shift Register
Buzzer Control Register
IICAR
IICDSR
BUZR
BUPDR
SIOCR
SIODAT
SIOPS
IENH
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
X
X
1
1
–
0
0
0
0
0
0
0
0
X
X
1
1
–
0
0
0
0
0
0
0
–
X
X
0
1
0
0
0
0
0
0
0
0
–
X
X
0
1
0
0
0
0
0
0
0
0
–
X
X
–
1
0
0
0
0
0
0
0
0
–
X
X
–
1
0
0
0
0
0
0
0
0
–
X
X
–
1
0
0
0
0
–
0
–
0
0
–
X
–
1
0
0
0
0
0
0
0
0
0
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Byte, bit
Buzzer Period Data Register
SIO Control Register
SIO Data Register
SIO Pre-scaler Register
Interrupt Enable High Register
Interrupt Enable Low Register
Interrupt Request High Register
Interrupt Request Low Register
Interrupt Flag High Register
Interrupt Flag Low Register
IENL
IRQH
IRQL
INTFH
INTFL
Watch Timer Status And Control
Register
00F0
WTSCR
R/W
–
0
0
0
0
–
–
0
Byte, bit
00F1
00F2
00F3
00F4
Basic Timer Counter Register
Clock control Register
BTCR
R
X
–
0
0
X
–
0
1
X
–
0
1
X
1
0
1
X
0
0
1
X
1
0
1
X
1
0
1
X
1
0
1
Byte, bit
Byte, bit
Byte, bit
Byte, bit
CKCTLR
PORC
WDTR
R/W
R/W
R/W
Power On Reset Control Register
Watchdog Timer Register
Stop & Sleep Mode Control
Register
00F5
00F6
00F7
SSCR
R/W
R/W
R
0
0
X
0
0
X
0
0
X
0
0
X
0
0
X
0
0
X
0
0
X
0
0
X
Byte, bit
Byte, bit
Byte, bit
Watchdog Timer Status Register
WDTSR
WDTCR
Watchdog Timer Counter
Register
00FC
00FD
00FE
00FF
UART Control High Register
UART Control Low Register
UART Data Register
UCONH
UCONL
UDAT
R/W
R/W
R/W
R/W
0
0
X
1
0
0
X
1
0
0
X
1
0
0
X
1
0
0
X
1
0
0
X
1
–
–
X
1
–
–
X
1
Byte, bit
Byte, bit
Byte, bit
Byte, bit
UART Baud Rate Data Register
BRDAT
Table 9-2 Control Register 2/4
62
October 19, 2009 Ver.1.35
FINECHIPS [ FINECHIPS ]
