欢迎访问ic37.com |
会员登录 免费注册
发布采购

SCAN182373A 参数 Datasheet PDF下载

SCAN182373A图片预览
型号: SCAN182373A
PDF下载: 下载PDF文件 查看货源
内容描述: 透明锁存器与25ohm串联电阻输出 [Transparent Latch with 25ohm Series Resistor Outputs]
分类和应用: 锁存器
文件页数/大小: 12 页 / 106 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号SCAN182373A的Datasheet PDF文件第2页浏览型号SCAN182373A的Datasheet PDF文件第3页浏览型号SCAN182373A的Datasheet PDF文件第4页浏览型号SCAN182373A的Datasheet PDF文件第5页浏览型号SCAN182373A的Datasheet PDF文件第6页浏览型号SCAN182373A的Datasheet PDF文件第7页浏览型号SCAN182373A的Datasheet PDF文件第8页浏览型号SCAN182373A的Datasheet PDF文件第9页  
SCAN182373A Transparent Latch with 25Ω Series Resistor Outputs
January 1993
Revised August 2000
SCAN182373A
Transparent Latch with 25
Series Resistor Outputs
General Description
The SCAN182373A is a high performance BiCMOS trans-
parent latch featuring separate data inputs organized into
dual 9-bit bytes with byte-oriented latch enable and output
enable control signals. This device is compliant with IEEE
1149.1 Standard Test Access Port and Boundary-Scan
Architecture with the incorporation of the defined boundary-
scan test logic and test access port consisting of Test Data
Input (TDI), Test Data Out (TDO), Test Mode Select (TMS),
and Test Clock (TCK).
Features
s
IEEE 1149.1 (JTAG) Compliant
s
High performance BiCMOS technology
s
25
series resistor outputs eliminate need for external
terminating resistors
s
Buffered active-low latch enable
s
3-STATE outputs for bus-oriented applications
s
25 mil pitch SSOP (Shrink Small Outline Package)
s
Includes CLAMP, IDCODE and HIGHZ instructions
s
Additional instructions SAMPLE-IN, SAMPLE-OUT and
EXTEST-OUT
s
Power up 3-STATE for hot insert
s
Member of Fairchild’s SCAN Products
Ordering Code:
Order Number
SCAN182373ASSC
Package
Number
MS56A
Package Description
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
AI
(0–8)
, BI
(0–8)
ALE, BLE
AOE
1
, BOE
1
AO
(0–8)
, BO
(0–8)
Data Inputs
Latch Enable Inputs
3-STATE Output Enable Inputs
3-STATE Latch Outputs
Description
© 2000 Fairchild Semiconductor Corporation
DS011544
www.fairchildsemi.com