NC7SZ125
AC Electrical Characteristics
Symbol
t
PLH
t
PHL
Parameter
Propagation Delay
V
CC
(V)
1.65
1.8
2.5
r
0.2
3.3
r
0.3
5.0
r
0.5
t
PLH
t
PHL
t
PZL
t
PZH
Output Enable Time
Propagation Delay
3.3
r
0.3
5.0
r
0.5
1.65
1.8
2.5
r
0.2
3.3
r
0.3
5.0
r
0.5
t
PLZ
t
PHZ
Output Disable Time
1.65
1.8
2.5
r
0.2
3.3
r
0.3
5.0
r
0.5
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation
Capacitance
0
0
3.3
5.0
Min
2.0
2.0
0.8
0.5
0.5
1.5
0.8
2.0
2.0
1.5
1.5
0.8
2.0
2.0
1.5
1.0
0.5
T
A
25
q
C
Typ
6.4
5.3
3.4
2.5
2.1
3.2
2.6
8.4
7.0
4.6
3.5
2.8
6.5
5.4
3.5
2.8
2.1
4
8
17
24
Max
13.2
11.0
7.5
5.2
4.5
5.7
5.0
15.0
12.5
8.5
6.2
5.5
13.2
11
8
5.7
4.7
T
A
40
q
C to
85
q
C
Min
2.0
2.0
0.8
0.5
0.5
1.5
0.8
2.0
2.0
1.5
1.5
0.8
2.0
2.0
1.5
1.0
0.5
Max
13.8
11.5
8.0
5.5
4.8
6.0
5.3
15.6
13
9
6.5
5.8
14.5
12
8.5
6
5.0
Units
Conditions
Figure
Number
C
L
ns
R
D
S
1
C
L
S
1
C
L
RU
ns
S
1
S
1
V
IN
C
L
RU
ns
S
1
S
1
V
IN
pF
pF
15 pF,
1 M
:
,
OPEN
50 pF, R
D
OPEN
50 pF, RD
500
:
GND for t
PZH
V
IN
for t
PZL
2 x V
CC
50 pF, RD
500
:
GND for t
PHZ
V
IN
for t
PLZ
2 x V
CC
500
:
Figures
1, 3
500
:
Figures
1, 3
500
:
,
Figures
1, 3
ns
Figures
1, 3
(Note 4)
Figure 2
Note 4:
C
PD
is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I
CCD
) at no output
loading and operating at 50% duty cycle. (See Figure 2.) C
PD
is related to I
CCD
dynamic operating current by the expression:
I
CCD
(C
PD
)(V
CC
)(f
IN
)
(I
CC
static).
AC Loading and Waveforms
C
L
includes load and stray capacitance
Input PRR
1.0 MHz; t
W
500 ns
FIGURE 1. AC Test Circuit
Input
PRR
AC Waveform; t
r
t
f
1.8 ns;
50%
10 MHz; Duty Cycle
FIGURE 2. I
CCD
Test Circuit
FIGURE 3. AC Waveforms
www.fairchildsemi.com
4
FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
