欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-0600 参数 Datasheet PDF下载

HCPL-0600图片预览
型号: HCPL-0600
PDF下载: 下载PDF文件 查看货源
内容描述: 高速10 Mbit / s的逻辑门光电耦合器 [HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS]
分类和应用: 光电输出元件
文件页数/大小: 13 页 / 225 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号HCPL-0600的Datasheet PDF文件第2页浏览型号HCPL-0600的Datasheet PDF文件第3页浏览型号HCPL-0600的Datasheet PDF文件第4页浏览型号HCPL-0600的Datasheet PDF文件第5页浏览型号HCPL-0600的Datasheet PDF文件第6页浏览型号HCPL-0600的Datasheet PDF文件第7页浏览型号HCPL-0600的Datasheet PDF文件第8页浏览型号HCPL-0600的Datasheet PDF文件第9页  
HIGH SPEED-10 MBit/s
LOGIC GATE OPTOCOUPLERS
HCPL-0600
DESCRIPTION
The HCPL-0600/0601 optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector
logic gate with a strobable output. The devices are housed in a compact small-outline package. This output features an open
collector, thereby permitting wired OR outputs. The coupled parameters are guaranteed over the temperature range of -40°C to
+85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8). An internal noise
shield provides superior common mode rejection of typically 10 kV/µs.
HCPL-0601
FEATURES
Compact SO8 package
Very high speed-10 MBit/s
Superior CMR-10 kV/µs
Fan-out of 8 over -40°C to +85°C
Logic gate output
Strobable output
Wired OR-open collector
U.L. recognized (File # E90700)
PACKAGE DIMENSIONS
0.164 (4.16)
0.144 (3.66)
SEATING PLANE
Pin 1
APPLICATIONS
• Ground loop elimination
• LSTTL to TTL, LSTTL or
5-volt CMOS
• Line receiver, data transmission
• Data multiplexing
• Switching power supplies
• Pulse transformer replacement
• Computer-peripheral interface
N/C 1
8 V
CC
0.202 (5.13)
0.182 (4.63)
0.019 (0.48)
0.010 (0.25)
0.006 (0.16)
+ 2
V
F
_
3
7 V
E
0.143 (3.63)
0.123 (3.13)
6 V
O
0.021 (0.53)
0.011 (0.28)
0.008 (0.20)
0.003 (0.08)
0.050 (1.27)
TYP
0.244 (6.19)
0.224 (5.69)
N/C 4
5 GND
Lead Coplanarity : 0.004 (0.10) MAX
Single-channel
circuit drawing
NOTE
All dimensions are in inches (millimeters)
TRUTH TABLE
(Positive Logic)
Input
H
L
H
L
H
L
Enable
H
H
L
L
NC
NC
Output
L
H
H
H
L
H
A 0.1 µF bypass capacitor must be connected between pins 8 and 5. (See note 1)
© 2004 Fairchild Semiconductor Corporation
Page 1 of 13
1/7/04