欢迎访问ic37.com |
会员登录 免费注册
发布采购

74ACT04SCX-LF 参数 Datasheet PDF下载

74ACT04SCX-LF图片预览
型号: 74ACT04SCX-LF
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 8 页 / 105 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号74ACT04SCX-LF的Datasheet PDF文件第2页浏览型号74ACT04SCX-LF的Datasheet PDF文件第3页浏览型号74ACT04SCX-LF的Datasheet PDF文件第4页浏览型号74ACT04SCX-LF的Datasheet PDF文件第5页浏览型号74ACT04SCX-LF的Datasheet PDF文件第6页浏览型号74ACT04SCX-LF的Datasheet PDF文件第7页浏览型号74ACT04SCX-LF的Datasheet PDF文件第8页  
74AC04 • 74ACT04 Hex Inverter
November 1988
Revised February 2005
74AC04 • 74ACT04
Hex Inverter
General Description
The AC/ACT04 contains six inverters.
Features
s
I
CC
reduced by 50% on 74AC only
s
Outputs source/sink 24 mA
s
ACT04 has TTL-compatible inputs
Ordering Code:
Order Number
74AC04SC
74AC04SCX_NL
(Note 1)
74AC04SJ
74AC04MTC
74AC04MTCX_NL
(Note 1)
74AC04PC
74ACT04SC
74ACT04SCX_NL
(Note 1)
74ACT04MTC
74ACT04MTCX_NL
(Note 1)
74ACT04PC
Package
Number
M14A
M14A
M14D
MTC14
MTC14
N14A
M14A
M14A
MTC14
MTC14
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. (PC not available in Tape and Reel.)
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
A
n
O
n
FACT
¥
is a trademark of Fairchild Semiconductor Corporation.
Description
Inputs
Outputs
© 2005 Fairchild Semiconductor Corporation
DS009913
www.fairchildsemi.com